CY2CC910
1:10 Clock Fanout Buffer
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
, CA 95134-1709
•
408-943-2600
Document #: 38-07348 Rev. *C
Revised October 22, 2008
Features
■ Low voltage operation
■ Full range support:
❐ 3.3V
❐ 2.5V
❐ 1.8V
■ Over voltage tolerant input hot swappable
■ 1:10 Fanout
■ Drives either a 50-Ohm or 75-Ohm load
■ Low input capacitance
■ Low output skew
■ Low propagation delay
■ Typical (tpd less than 4 ns)
■ High speed operation:
❐ 200 MHz at1.8V
❐ 650 MHz at 2.5V and 3.3V
■ Industrial versions available
■ Available packages include: SOIC, SSOP
Description
The Cypress series of network circuits are produced using
advanced 0.35 micron CMOS technology, achieving the
industry’s fastest logic and buffers.
The Cypress CY2CC910 fanout buffer features one input and
10 outputs. It is ideal for conversion from and to 3.3V, 2.5V,
and 1.8V
Designed for Data Communications clock management appli-
cations, the large fanout from a single input reduces loading
on the input clock.
Cypress employs the unique AVCMOS type outputs VOI
(Variable Output Impedance) that dynamically adjust for
variable impedance matching, eliminate the need for series
damping resistors, and reduce overall noise.
OUTPUT
(AVCMOS)
IN
3
11
14
12
9
7
5
16
18
19
Q1
Q5
Q7
Q6
Q4
Q3
Q2
Q8
Q9
Q1 0
GN D
VD D
INPUT
(AVCMOS)
2,6,10
13,1 7
4,8
15,2 0
1
Logic Block Diagram
[+] Feedback
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
