TMDS361 datasheet(16/42 Pages) TI

16 / 42 page

50 W

0.5pF

Driver

Receiver

D+

D–

D+

D–

ID =V

– V

D+

D–

)

D+

D–

ICM =

OD =V – V

(V +V )

OC =

S0371-01

TMDS361

SLLS919 – DECEMBER 2008............................................................................................................................................................................................ www.ti.com

SWITCHING CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP(1)

MAX

UNIT

tJITC(PP)

Peak-to-peak output residual clock jitter

AVCC = 3.3 V, RT = 50 Ω, input TMDS clock

frequency = 225 MHz. See Figure 14for

measurement setup; residual jitter is the total

jitter measured at TTP4 minus the jitter

measured at TTP1. See Figure 15 for the loss

profile of the cable used for tJITC(PP)

measurement.

tCLK1

Valid clock-detect enable time

AVCC = 3.3 V, RT = 50 Ω, input TMDS clock

300

500

frequency = 300 MHz. See Figure 13.

tCLK2

Invalid clock-detect disable time

AVCC = 3.3 V, RT = 50 Ω, input TMDS clock

500

800

frequency = 1 MHz. See Figure 13.

tSEL1

Port selection time (see (4)

AVCC = 3.3 V, RT = 50 Ω

300

500

tSEL2

Port deselection time (see (5))

AVCC = 3.3 V, RT = 50 Ω

fCD

Clock-detect frequency

AVCC = 3.3 V, RT = 50 Ω. See Figure 13.

300

MHz

(4)

tSEL1 includes the time for the valid clock detect enable time and tS1(HPD), because the tS1(HPD) event happens in parallel with tSEL1; thus,

the tSEL1 time is primarily the tCLK1 time.

(5)

tSEL2 is primarily the tS2(HPD) time.

Figure 9. TMDS Main-Link Test Circuit

Submit Documentation Feedback

Product Folder Link(s) :TMDS361

TMDS361 bảng dữ liệu(PDF) 16 Page - Texas Instruments

TMDS361 bảng dữ liệu(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

bảng dữ liệu tải về

Link URL