TS4890IDT datasheet(24/32 Pages) STMICROELECTRONICS

24 / 32 page

TS4890

24/32

Fig. 105 : SO8 & MiniSO8 Demoboard Top

Solder Layer

Fig. 106 : SO8 & MiniSO8 Demoboard Bottom

Solder Layer

s BTL Configuration Principle

The TS4890 is a monolithic power amplifier with a

BTL output type. BTL (Bridge Tied Load) means

that each end of the load are connected to two

single ended output amplifiers. Thus, we have :

Single ended output 1 = Vout1 = Vout (V)

Single ended output 2 = Vout2 = -Vout (V)

And Vout1 - Vout2 = 2Vout (V)

The output power is :

For the same power supply voltage, the output

power in BTL configuration is four times higher

than

the

output

power

single

ended

configuration.

s Gain In Typical Application Schematic

(cf. page 1)

In flat region (no effect of Cin), the output voltage

of the first stage is :

For the second stage : Vout2 = -Vout1 (V)

The differential output voltage is

The differential gain named gain (Gv) for more

convenient usage is :

Remark : Vout2 is in phase with Vin and Vout1 is

180 phased with Vin. It means that the positive

terminal of the loudspeaker should be connected

to Vout2 and the negative to Vout1.

s Low and high frequency response

In low frequency region, the effect of Cin starts.

Cin with Rin forms a high pass filter with a -3dB cut

off frequency .

In high frequency region, you can limit the

bandwidth by adding a capacitor (Cfeed) in

parallel on Rfeed. Its form a low pass filter with a

-3dB cut off frequency .

)

(

)

Vout

(

Pout

RMS

)

(

Rin

Rfeed

Vin

Vout

−

)

(

Rin

Rfeed

Vin

Vout

−

Rin

Rfeed

Vin

Vout

−

(Hz)

RinCin

FCL

)

(

Cfeed

Rfeed

FCH

TS4890IDT bảng dữ liệu(PDF) 24 Page - STMicroelectronics

TS4890IDT bảng dữ liệu(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL