công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

TDA9209 bảng dữ liệu(PDF) 3 Page - STMicroelectronics

tên linh kiện TDA9209
Giải thích chi tiết về linh kiện  150 MHz PIXEL VIDEO CONTROLLER FOR MONITORS INCLUDING CUT-OFF INPUTS AND VIDEO DETECTION
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA9209 bảng dữ liệu(HTML) 3 Page - STMicroelectronics

  TDA9209 Datasheet HTML 1Page - STMicroelectronics TDA9209 Datasheet HTML 2Page - STMicroelectronics TDA9209 Datasheet HTML 3Page - STMicroelectronics TDA9209 Datasheet HTML 4Page - STMicroelectronics TDA9209 Datasheet HTML 5Page - STMicroelectronics TDA9209 Datasheet HTML 6Page - STMicroelectronics TDA9209 Datasheet HTML 7Page - STMicroelectronics TDA9209 Datasheet HTML 8Page - STMicroelectronics TDA9209 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 22 page
background image
TDA9209
3/22
3 - BLOCK DIAGRAM
4 - FUNCTIONAL DESCRIPTION
4.1 RGB Input
The three RGB inputs have to be supplied through
coupling capacitors (100 nF).
The maximum input peak-to-peak video amplitude
is 1 V.
The input stage includes a clamping function. The
clamp uses the input serial capacitor as a ”memo-
ry capacitor”.
To avoid a discharge of the serial capacitor during
the line (due to leakage current), the input voltage
is referenced to the ground.
The clamp is gated by an internally generated
”Back Porch Clamping Pulse” (BPCP). Register 8
allows to choose the way to generate this BPCP
(see Figure 1).
When bit 0 is set to 0, the BPCP is synchronized
on the trailing or leading edge of HSYNC (Pin 23)
(bit 1 = 0: trailing edge, bit 1 = 1: leading edge).
BLK
FBLK
VCCP
OUT1
CO1/FB1
GNDP
OUT2
CO2/FB2
OUT3
CO3/FB3
IN1
IN2
IN3
ABL
GNDL
GNDA
VCCA
AV
HSYNC
SDA SCL
OSD1
OSD2
OSD3
or BPCP
TDA9209
20
12
24
1
3
5
2
4
6
7
8
23
14
13
9
10
11
16
17
15
19
18
22
21
Output Clamp Pulse
(OCL)
Output
Stage
Drive
Contrast
VREF
Clamp
Green Channel
Blue Channel
Contrast/8bit
Latches
I2C
Bus
Decoder
D/A
BPCP
OSD
Cont.
4bits
Drive
3x8bits
Brightness
8bits
VREF
Output
DC Level
4bits
I C
Cut-off
8bits
see Figure 12 for complete BPCP and OCL generation diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com