| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M38K09RFS bảng dữ liệu(PDF) 249 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M38K09RFS bảng dữ liệu(HTML) 249 Page - Renesas Technology Corp |
|
249 / 328 page ![]() 3.1 Electrical characteristics (L.Ver) Rev.2.00 Oct 05, 2006 page 8 of 89 38K0 Group REJ09B0337-0200 APPENDIX Table 3.1.7 Timing requirements (1) (VCC = 4.00 to 5.25 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) Min. Typ. Max. Symbol Parameter Limits Unit µs ns ns ns ns ns ns ns ns ns ns ns ns ns tW(RESET) tC(XIN) tWH(XIN) tWL(XIN) tC(CNTR) tWH(CNTR) tWL(CNTR) tWH(INT) tWL(INT) tC(SCLK) tWH(SCLK) tWL(SCLK) tsu(RxD–SCLK) th(SCLK–RxD) Reset input “L” pulse width Main clock input cycle time Main clock input “H” pulse width Main clock input “L” pulse width CNTR0 input cycle time CNTR0 input “H” pulse width CNTR0 input “L” pulse width INT0, INT1 input “H” pulse width INT0, INT1 input “L” pulse width Serial I/O clock input cycle time (Note) Serial I/O clock input “H” pulse width (Note) Serial I/O clock input “L” pulse width (Note) Serial I/O input set up time Serial I/O input hold time 2 83 35 35 200 80 80 80 80 800 370 370 220 100 Note: These limits are the rating values in the clock synchronous mode, bit 6 of address 0FE016 = “1”. In the UART mode, bit 6 of address 0FE016 = “0”; the rating values are set to one fourth. Min. Typ. Max. Symbol Parameter Limits Unit µs ns ns ns ns ns ns ns ns ns ns ns ns ns tW(RESET) tC(XIN) tWH(XIN) tWL(XIN) tC(CNTR) tWH(CNTR) tWL(CNTR) tWH(INT) tWL(INT) tC(SCLK) tWH(SCLK) tWL(SCLK) tsu(RxD–SCLK) th(SCLK–RxD) Reset input “L” pulse width Main clock input cycle time Main clock input “H” pulse width Main clock input “L” pulse width CNTR0 input cycle time CNTR0 input “H” pulse width CNTR0 input “L” pulse width INT0, INT1 input “H” pulse width INT0, INT1 input “L” pulse width Serial I/O clock input cycle time (Note) Serial I/O clock input “H” pulse width (Note) Serial I/O clock input “L” pulse width (Note) Serial I/O input set up time Serial I/O input hold time 2 166 70 70 500 230 230 230 230 2000 950 950 400 200 Note: These limits are the rating values in the clock synchronous mode, bit 6 of address 0FE016 = “1”. In the UART mode, bit 6 of address 0FE016 = “0”; the rating values are set to one fourth. Table 3.1.8 Timing requirements (2) (VCC = 3.00 to 4.00 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) 3.1.5 Timing requirements |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |