| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M38K09RFS bảng dữ liệu(PDF) 66 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M38K09RFS bảng dữ liệu(HTML) 66 Page - Renesas Technology Corp |
|
66 / 328 page ![]() FUNCTIONAL DESCRIPTION Rev.2.00 Oct 05, 2006 page 49 of 112 38K0 Group REJ09B0337-0200 HARDWARE Fig. 66 Structure of EP03 control register 2 b7 b0 B0VAL03 b7:b1 – – 0 – EP03 control register 2 (EP03CON2) [address 001B16] Bit name Bit symbol At reset Function H/W S/W O O O O –: State remaining Buffer 0 enable bit Not used When the selected endpoint is IN, writing “1” to this bit makes the transmitting data a set state (SIE is possible to read). When the selected endpoint is OUT, writing “1” to this bit makes data reception possible (SIE is possible to write). Write “0” when writing. “0” is read when reading. 00 0 00 0 0 W R b7 b0 B1VAL03 b7:b1 – – 0 – EP03 control register 3 (EP03CON3) [address 001C16] Bit name Bit symbol At reset Function H/W S/W O O O O –: State remaining Buffer 1 enable bit Not used When the selected endpoint is IN, writing “1” to this bit makes the transmitting data a set state (SIE is possible to read). When the selected endpoint is OUT, writing “1” to this bit makes data reception possible (SIE is possible to write). In double buffer mode this bit is valid. Write “0” when writing. “0” is read when reading. 0000 000 W R Fig. 67 Structure of EP03 control register 3 b7 b0 B0RDY03 B1RDY03 ERR03 b7:b3 0 0 0 – 0 0 0 – EP03 interrupt source register (EP03REQ) [address 001D16] Bit name Bit symbol At reset Function H/W S/W O O O O O O O O USB function/Endpoint 3 buffer 0 ready interrupt bit USB function/Endpoint 3 buffer 1 ready interrupt bit USB function/Endpoint 3 error interrupt bit Not used 0 : No interrupt request issued 1 : Interrupt request issued This bit is set to “1” when the buffer 0 is ready state (enabled to be read/written) on USB function/Endpoint 3. “0” can be set by software, but “1” cannot be set. 0 : No interrupt request issued 1 : Interrupt request issued In single buffer mode this bit is invalid. This bit is set to “1” when the buffer 1 is ready state (enabled to be read/written) on USB function/Endpoint 3 in double buffer mode. “0” can be set by software, but “1” cannot be set. 0 : No interrupt request issued 1 : Interrupt request issued This bit is set to “1” when STALL response occurs on USB function/Endpoint 3. “0” can be set by software, but “1” cannot be set. Write “0” when writing. “0” is read when reading. 0000 0 W R Fig. 68 Structure of EP03 interrupt source register |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |