M38K09RFS datasheet(186/328 Pages) RENESAS

186 / 328 page

2.4 Serial I/O

Rev.2.00

Oct 05, 2006

page 57 of 111

38K0 Group

REJ09B0337-0200

APPLICATION

The communication is performed according to the timing shown in Figure 2.4.25. In the slave unit,

when a synchronous clock is not input within a certain time (heading adjustment time), the next clock

input is processed as the beginning (heading) of a block.

When a clock is input again after one block (8 byte) is received, the clock is ignored.

Figure 2.4.26 shows related registers setting.

Fig. 2.4.25 Timing chart

Fig. 2.4.26 Related registers setting

Byte cycle

Block transfer term

Block transfer cycle

Interval between blocks

Processing for heading adjustment

Heading adjustment time

Master unit

Transmit enabled

SIOCON

Serial I/O control register (Address : 0FE016)

Synchronous clock : BRG/4

Transmit interrupt source :

Transmit shift operating completion

Receive enabled

Clock synchronous serial I/O

Serial I/O enabled

BRG count source : f(XIN)

SRDY

output disabled

Not affected by external clock

Transmit enabled

SIOCON

Serial I/O control register (Address : 0FE016)

Not use the serial I/O transmit interrupt

Receive enabled

Clock synchronous serial I/O

Slave unit

Serial I/O enabled

Synchronous clock : External clock

Both of units

BRG

Baud rate generator (Address : 0FE216)

Set “division ratio – 1”.

SRDY

output disabled

M38K09RFS bảng dữ liệu(PDF) 186 Page - Renesas Technology Corp

M38K09RFS bảng dữ liệu(HTML) 186 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL