SH7101 datasheet(31/560 Pages) RENESAS

31 / 560 page

Rev.1.00 Sep. 18, 2008 Page xxxi of xxxiv

REJ09B0069-0100

Table 8.21

TIORL_3 (Channel 3) ............................................................................................ 140

Table 8.22

TIORH_4 (Channel 4)............................................................................................ 141

Table 8.23

TIORH_4 (Channel 4)............................................................................................ 142

Table 8.24

TIORL_4 (Channel 4) ............................................................................................ 143

Table 8.25

TIORL_4 (Channel 4) ............................................................................................ 144

Table 8.26

Output Level Select Function................................................................................. 154

Table 8.27

Output Level Select Function................................................................................. 155

Table 8.28

Output Level Select Function................................................................................. 157

Table 8.29

Table 8.30

Cascaded Combinations ......................................................................................... 168

Table 8.31

PWM Output Registers and Output Pins................................................................ 171

Table 8.32

Phase Counting Mode Clock Input Pins................................................................. 175

Table 8.33

Up/Down-Count Conditions in Phase Counting Mode 1 ....................................... 176

Table 8.34

Up/Down-Count Conditions in Phase Counting Mode 2 ....................................... 177

Table 8.35

Up/Down-Count Conditions in Phase Counting Mode 3 ....................................... 178

Table 8.36

Up/Down-Count Conditions in Phase Counting Mode 4 ....................................... 179

Table 8.37

Output Pins for Reset-Synchronized PWM Mode.................................................. 181

Table 8.38

Table 8.39

Output Pins for Complementary PWM Mode ........................................................ 185

Table 8.40

Table 8.41

Registers and Counters Requiring Initialization..................................................... 193

Table 8.42

MTU Interrupts ...................................................................................................... 210

Table 8.43

Mode Transition Combinations .............................................................................. 234

Table 8.44

Pin Configuration ................................................................................................... 263

Table 8.45

Pin Combinations ................................................................................................... 263

Section 9 Watchdog Timer

Table 9.1

Pin Configuration ................................................................................................... 272

Table 9.2

WDT Interrupt Source (in Interval Timer Mode)................................................... 279

Section 10 Serial Communication Interface (SCI)

Table 10.1

Pin Configuration ................................................................................................... 285

Table 10.2

Relationships between N Setting in BRR and Effective Bit Rate B0..................... 293

Table 10.3

BRR Settings for Various Bit Rates (Asynchronous Mode) (1)............................. 294

Table 10.3

BRR Settings for Various Bit Rates (Asynchronous Mode) (2)............................. 294

Table 10.3

BRR Settings for Various Bit Rates (Asynchronous Mode) (3)............................. 295

Table 10.3

BRR Settings for Various Bit Rates (Asynchronous Mode) (4)............................. 295

Table 10.4

Maximum Bit Rate for Each Frequency when Using Baud Rate Generator

(Asynchronous Mode)............................................................................................ 296

Table 10.5

Maximum Bit Rate with External Clock Input (Asynchronous Mode) .................. 297

SH7101 bảng dữ liệu(PDF) 31 Page - Renesas Technology Corp

SH7101 bảng dữ liệu(HTML) 31 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL