H8SXSLASH1663M datasheet(433/1504 Pages) RENESAS

433 / 1504 page

Section 10 DMA Controller (DMAC)

Rev. 2.00 Sep. 24, 2008 Page 401 of 1468

REJ09B0412-0200

10.4

Transfer Modes

Table 10.4 shows the DMAC transfer modes. The transfer modes can be specified to the

individual channels.

Table 10.4

Transfer Modes

Address Register

Address

Mode

Transfer mode

Activation Source

Common Function

Source

Destina-

tion

Dual

address

• Normal transfer

• Repeat transfer

• Block transfer

Repeat or block size

= 1 to 65,536 bytes,

1 to 65,536 words, or

1 to 65,536

longwords

• Auto request

(activated by

CPU)

• On-chip module

interrupt

• External request

• Total transfer

size: 1 to 4

Gbytes or not

specified

• Offset addition

• Extended repeat

area function

DSAR

DDAR

Single

address

• Instead of specifying the source or destination address

registers, data is directly transferred from/to the external

device using the

DACK pin

• The same settings as above are available other than address

• One transfer can be performed in one bus cycle (the types of

transfer modes are the same as those of dual address modes)

DSAR/

DACK

DACK/

DDAR

When the auto request setting is selected as the activation source, the cycle stealing or burst access

can be selected. When the total transfer size is not specified (DTCR = H'00000000), the transfer

counter is stopped and the transfer is continued without the limitation of the transfer count.

H8SX/1663M bảng dữ liệu(PDF) 433 Page - Renesas Technology Corp

H8SX/1663M bảng dữ liệu(HTML) 433 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL