H8SXSLASH1663R datasheet(160/1504 Pages) RENESAS

tên linh kiện	H8SX/1663R

Giải thích chi tiết về linh kiện	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1504 Pages

Scroll/Zoom	100%

nhà sản xuất	RENESAS [Renesas Technology Corp]

Trang chủ	http://www.renesas.com

Logo

160 / 1504 page

Section 6 Exception Handling

Rev. 2.00 Sep. 24, 2008 Page 128 of 1468

REJ09B0412-0200

6.9

Usage Note

When performing stack-manipulating access, this LSI assumes that the lowest address bit is 0. The

stack should always be accessed by a word transfer instruction or a longword transfer instruction,

and the value of the stack pointer (SP: ER7) should always be kept even. Use the following

instructions to save registers:

PUSH.W

(or MOV.W Rn, @-SP)

PUSH.L

ERn

(or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

POP.W

(or MOV.W @SP+, Rn)

POP.L

ERn

(or MOV.L @SP+, ERn)

Performing stack manipulation while SP is set to an odd value leads to an address error. Figure 6.4

shows an example of operation when the SP value is odd.

CCR :

PC :

R1L :

SP :

Condition code register

Program counter

General register R1L

Stack pointer

CCR

R1L

H'FFFEFA

H'FFFEFB

H'FFFEFC

H'FFFEFD

H'FFFEFE

H'FFFEFF

TRAPA instruction executed

SP set to H'FFFEFF

Data saved above SP

MOV.B R1L, @-ER7 executed

Contents of CCR lost

Address

[Legend]

Note: This diagram illustrates an example in which the interrupt control mode is 0, in advanced mode.

(Address error occurred)

Figure 6.4 Operation when SP Value is Odd

H8SX/1663R bảng dữ liệu(PDF) 160 Page - Renesas Technology Corp

H8SX/1663R bảng dữ liệu(HTML) 160 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL