H8SX1663 datasheet(258/1158 Pages) RENESAS

258 / 1158 page

Section 6 Bus Controller (BSC)

Rev.1.00 Jun. 07, 2006 Page 206 of 1102

REJ09B0294-0100

6.7.3

I/O Pins Used for Byte Control SRAM Interface

Table 6.16 shows the pins used for the byte control SRAM interface.

In the byte control SRAM interface, write strobe signals (

LHWR and LLWR) are output from the

byte select strobes. The RD/

WR signal is used as a write enable signal.

Table 6.16

I/O Pins for Byte Control SRAM Interface

When Byte Control

SRAM is Specified

Name

I/O

Function

AS/AH

Address

strobe

Output

Strobe signal indicating that the address

output on the address bus is valid when a

basic bus interface space or byte control

SRAM space is accessed

CSn

Chip select

Output

Strobe signal indicating that area n is

selected

Read strobe

Output

Output enable for the SRAM when the byte

control SRAM space is accessed

RD/

Read/write

Output

Write enable signal for the SRAM when the

byte control SRAM space is accessed

LHWR/LUB

LUB

Lower-upper

byte select

Output

Upper byte select when the 16-bit byte

control SRAM space is accessed

LLWR/LLB

LLB

Lower-lower

byte select

Output

Lower byte select when the 16-bit byte

control SRAM space is accessed

WAIT

Wait

Input

Wait request signal used when an external

address space is accessed

A23 to A0

Address pin

Output

Address output pin

D15 to D0

Data pin

Input/

output

Data input/output pin

H8SX1663 bảng dữ liệu(PDF) 258 Page - Renesas Technology Corp

H8SX1663 bảng dữ liệu(HTML) 258 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL