H8SX1663 datasheet(150/1158 Pages) RENESAS

150 / 1158 page

Section 5 Interrupt Controller

Rev.1.00 Jun. 07, 2006 Page 98 of 1102

REJ09B0294-0100

Bit

Bit Name

Initial

Value

R/W

Description

CPUP2

CPUP1

CPUP0

R/(W)*

CPU Priority Level 2 to 0

These bits set the CPU priority level. When the

CPUPCE is set to 1, the CPU priority control function

over the DTC and DMAC becomes valid and the priority

of CPU processing is assigned in accordance with the

settings of bits CPUP2 to CPUP0.

000: Priority level 0 (lowest)

001: Priority level 1

010: Priority level 2

011: Priority level 3

100: Priority level 4

101: Priority level 5

110: Priority level 6

111: Priority level 7 (highest)

Note:

When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits

cannot be modified.

5.3.3

Interrupt Priority Registers A to I, K, L, Q, and R

(IPRA to IPRI, IPRK, IPRL, IPRQ, and IPRR)

IPR sets priory (levels 7 to 0) for interrupts other than NMI.

Setting a value in the range from B'000 to B'111 in the 3-bit groups of bits 14 to 12, 10 to 8, 6 to 4,

and 2 to 0 assigns a priority level to the corresponding interrupt. For the correspondence between

the interrupt sources and the IPR settings, see table 5.2.

Bit

Bit Name

Initial Value

R/W



IPR14

R/W

IPR13

R/W

IPR12

R/W



IPR10

R/W

IPR9

R/W

IPR8

R/W

Bit

Bit Name

Initial Value

R/W



IPR6

R/W

IPR5

R/W

IPR4

R/W



IPR2

R/W

IPR1

R/W

IPR0

R/W

H8SX1663 bảng dữ liệu(PDF) 150 Page - Renesas Technology Corp

H8SX1663 bảng dữ liệu(HTML) 150 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL