HD6432351 datasheet(276/1025 Pages) RENESAS

276 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 242 of 988

REJ09B0330-0300

7.5.4

Repeat Mode

Repeat mode can be specified by setting the RPE bit in DMACR to 1, and clearing the DTIE bit to

0. In repeat mode, MAR is updated after each byte or word transfer in response to a single transfer

request, and this is executed the number of times specified in ETCR. On completion of the

specified number of transfers, MAR and ETCRL are automatically restored to their original

settings and operation continues.

One address is specified by MAR, and the other by IOAR. The transfer direction can be specified

by the DTDIR bit in DMACR.

Table 7.8 summarizes register functions in repeat mode.

Table 7.8

Function

DTDIR = 0

DTDIR = 1

Initial Setting

Operation

MAR

Source

address

Destination

address

Start address

of transfer

destination or

transfer source

Incremented/

decremented every

transfer. Initial

setting is restored

when value reaches

H'0000

IOAR

H'FF

Destination

address

Source

address

Start address

of transfer

source or

transfer

destination

Fixed

ETCRH

ETCRL

Holds number of

transfers

Transfer counter

Number of

transfers

Number of

transfers

Fixed

Decremented every

transfer. Loaded

with ETCRH value

when count reaches

H'00

Legend:

MAR:

Memory address register

IOAR: I/O address register

ETCR: Transfer count register

DTDIR: Data transfer direction bit

HD6432351 bảng dữ liệu(PDF) 276 Page - Renesas Technology Corp

HD6432351 bảng dữ liệu(HTML) 276 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL