| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
HD6432351 bảng dữ liệu(PDF) 855 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6432351 bảng dữ liệu(HTML) 855 Page - Renesas Technology Corp |
|
855 / 1025 page ![]() Appendix B Internal I/O Register Rev. 3.00 Sep 15, 2006 page 821 of 988 REJ09B0330-0300 TIOR3L—Timer I/O Control Register 3L H'FE83 TPU3 0 1 TGR3D I/O Control 0 1 0 1 0 1 0 1 0 1 * 0 1 0 1 0 1 0 1 0 1 * * 0 1 TGR3C is output compare register TRG3C I/O Control 0 1 0 1 0 1 0 1 0 1 * 0 1 0 1 0 1 0 1 0 1 * * Output disabled 0 output at compare match 1 output at compare match Toggle output at compare match Notes: Note: When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer register, this setting is invalid and input capture/output compare is not generated. Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register. 7 IOD3 0 R/W 6 IOD2 0 R/W 5 IOD1 0 R/W 4 IOD0 0 R/W 3 IOC3 0 R/W 0 IOC0 0 R/W 2 IOC2 0 R/W 1 IOC1 0 R/W Bit Initial value Read/Write : : : Initial output is 0 output Output disabled 0 output at compare match 1 output at compare match Toggle output at compare match Initial output is 1 output Input capture at rising edge Input capture at falling edge Input capture at both edges Capture input source is TIOCC3 pin TGR3C is input capture register Capture input source is channel 4/count clock Input capture at TCNT4 count-up/ count-down TGR3D is output compare register Output disabled 0 output at compare match 1 output at compare match Toggle output at compare match Initial output is 0 output Output disabled 0 output at compare match 1 output at compare match Toggle output at compare match Initial output is 1 output Input capture at rising edge Input capture at falling edge Input capture at both edges Capture input source is TIOCD3 pin TGR3D is input capture register*2 Capture input source is channel 4/count clock Input capture at TCNT4 count-up/ count-down*1 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and φ/1 is used as the TCNT4 count clock, this setting is invalid and input capture is not generated. 2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare is not generated. Legend: *: Don’t care Legend: *: Don’t care |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |