HD6432351 datasheet(543/1025 Pages) RENESAS

543 / 1025 page

Section 11 Programmable Pulse Generator (PPG)

Rev. 3.00 Sep 15, 2006 page 509 of 988

REJ09B0330-0300

11.2

11.2.1

Next Data Enable Registers H and L (NDERH, NDERL)

NDER15

R/W

NDER14

R/W

NDER13

R/W

NDER12

R/W

NDER11

R/W

NDER8

R/W

NDER10

R/W

NDER9

R/W

Bit

Initial value

R/W

NDERH

NDER7

R/W

NDER6

R/W

NDER5

R/W

NDER4

R/W

NDER3

R/W

NDER0

R/W

NDER2

R/W

NDER1

R/W

NDERL

Bit

Initial value

R/W

NDERH and NDERL are 8-bit readable/writable registers that enable or disable pulse output on a

bit-by-bit basis.

If a bit is enabled for pulse output by NDERH or NDERL, the NDR value is automatically

transferred to the corresponding PODR bit when the TPU compare match event specified by PCR

occurs, updating the output value. If pulse output is disabled, the bit value is not transferred from

NDR to PODR and the output value does not change.

NDERH and NDERL are each initialized to H'00 by a reset and in hardware standby mode. They

are not initialized in software standby mode.

NDERH Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8): These bits enable or

disable pulse output on a bit-by-bit basis.

Bits 7 to 0

NDER15 to NDER8

Description

Pulse outputs PO15 to PO8 are disabled (NDR15 to NDR8 are not

transferred to POD15 to POD8)

(Initial value)

Pulse outputs PO15 to PO8 are enabled (NDR15 to NDR8 are transferred

to POD15 to POD8)

HD6432351 bảng dữ liệu(PDF) 543 Page - Renesas Technology Corp

HD6432351 bảng dữ liệu(HTML) 543 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL