HD6432351 datasheet(437/1025 Pages) RENESAS

437 / 1025 page

Section 9 I/O Ports

Rev. 3.00 Sep 15, 2006 page 403 of 988

REJ09B0330-0300

Selection Method and Pin Functions

PF3/LWR

The pin function is switched as shown below according to the operating mode

and bit PF3DDR.

Operating

Mode

Modes 1, 2, 4 to 6*

Modes 3 and 7*

PF3DDR

—

Pin function

LWR output pin

PF3 input pin

PF3 output pin

PF2/LCAS/WAIT/

BREQO

The pin function is switched as shown below according to the combination of

the operating mode, and bits RMTS2 to RMTS0, LCASS, BREQOE, WAITE,

ABW5 to ABW2, and PF2DDR.

Operating

Mode

Modes 1, 2, 4 to 6*

Modes 3 and 7*

LCASS

—

BREQOE

—

WAITE

—

PF2DDR

—

Pin function

PF2

input

PF2

output

WAIT

input

BREQO

output

LCAS

output

PF2

input

PF2

output

Note:

1. Only in DRAM space 16-bit access in modes 4 to 6 when RMTS2

to RMTS0 = B'001 to B'011.

PF1/BACK

The pin function is switched as shown below according to the combination of

the operating mode, and bits BRLE and PF1DDR.

Operating

Mode

Modes 1, 2, 4 to 6*

Modes 3 and 7*

BRLE

—

PF1DDR

—

Pin function

PF1

input pin

PF1

output pin

BACK

output pin

PF1

input pin

PF1

output pin

HD6432351 bảng dữ liệu(PDF) 437 Page - Renesas Technology Corp

HD6432351 bảng dữ liệu(HTML) 437 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL