công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

R8C2K bảng dữ liệu(PDF) 452 Page - Renesas Technology Corp

tên linh kiện R8C2K
Giải thích chi tiết về linh kiện  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K bảng dữ liệu(HTML) 452 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 448Page - Renesas Technology Corp R8C2K Datasheet HTML 449Page - Renesas Technology Corp R8C2K Datasheet HTML 450Page - Renesas Technology Corp R8C2K Datasheet HTML 451Page - Renesas Technology Corp R8C2K Datasheet HTML 452Page - Renesas Technology Corp R8C2K Datasheet HTML 453Page - Renesas Technology Corp R8C2K Datasheet HTML 454Page - Renesas Technology Corp R8C2K Datasheet HTML 455Page - Renesas Technology Corp R8C2K Datasheet HTML 456Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 452 / 471 page
background image
R8C/2K Group, R8C/2L Group
23. Usage Notes
Rev.1.10
Dec 21, 2007
Page 435 of 450
REJ09B0406-0110
• If the value in the TRDGRA0 register is assumed to be m, the TRD0 register counts m-1, m, m+1, m, m-1, in
that order, when changing from increment to decrement operation.
When changing from m to m+1, the IMFA bit is set to 1. Also, bits CMD1 to CMD0 in the TRDFCR register
are set to 11b (complementary PWM mode, buffer data transferred at compare match between registers TRD0
and TRDGRA0), the content in the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to
the general registers (TRDGRB0, TRDGRA1, and TRDGRB1).
During m+1, m, and m-1 operation, the IMFA bit remains unchanged and data are not transferred to registers
such as the TRDGRA0 register.
Figure 23.4
Operation at Compare Match between Registers TRD0 and TRDGRA0 in
Complementary PWM Mode
No change
IMFA bit in
TRDSR0 register
Transferred from
buffer register
TRDGRB0 register
TRDGRA1 register
TRDGRB1 register
Count value in TRD0
register
Setting value in
TRDGRA0
register
m
m+1
Set to 0 by a program
Not transferred from buffer register
When bits CMD1 to CMD0 in the
TRDFCR register are set to 11b
(transfer from the buffer register to the
general register at compare match of
between registers TRD0 and
TRDGRA0).
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com