R8C2K datasheet(345/471 Pages) RENESAS

345 / 471 page

R8C/2K Group, R8C/2L Group

17. Serial Interface

Rev.1.10

Dec 21, 2007

Page 328 of 450

REJ09B0406-0110

i = 0 or 2

NOTES:

1. The bits used for transmit/receive data are as follows: Bits 0 to 6 when transfer data is 7 bits long; bits 0 to 7

when transfer data is 8 bits long; bits 0 to 8 when transfer data is 9 bits long.

2. The following bits are undefined: Bits 7 and 8 when transfer data is 7 bits long; bit 8 when transfer data is 8 bits

long.

Table 17.6 lists the I/O Pin Functions in UART Mode. After the UARTi (i = 0 or 2) operating mode is selected, the

TXDi pin outputs “H” level. (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in a high-

impedance state) until transfer starts.)

Table 17.5

Registers Used and Settings for UART Mode

Bit

Function

UiTB

0 to 8

Set transmit data(1)

UiRB

0 to 8

Receive data can be read(1, 2)

OER,FER,PER,SUM

Error flag

UiBRG

0 to 7

Set a bit rate

UiMR

SMD2 to SMD0

Set to 100b when transfer data is 7 bits long

Set to 101b when transfer data is 8 bits long

Set to 110b when transfer data is 9 bits long

CKDIR

Select the internal clock or external clock

STPS

Select the stop bit

PRY, PRYE

Select whether parity is included and whether odd or even

UiC0

CLK0, CLK1

Select the count source for the UiBRG register

TXEPT

Transmit register empty flag

NCH

Select TXDi pin output mode

CKPOL

Set to 0

UFORM

LSB first or MSB first can be selected when transfer data is 8 bits long.

Set to 0 when transfer data is 7 or 9 bits long.

UiC1

Set to 1 to enable transmit

Transmit buffer empty flag

Set to 1 to enable receive

Receive complete flag

UiIRS

Select the source of UARTi transmit interrupt

UiRRM

Set to 0

Table 17.6

I/O Pin Functions in UART Mode

Pin name

Function

Selection Method

TXD0 (P1_4) Output serial data

(Cannot be used as a port when performing reception only)

RXD0 (P1_5) Input serial data

PD1_5 bit in PD1 register = 0

(P1_5 can be used as an input port when performing

transmission only)

CLK0 (P1_6) Programmable I/O Port CKDIR bit in U0MR register = 0

Input transfer clock

CKDIR bit in U0MR register = 1

PD1_6 bit in PD1 register = 0

TXD2 (P0_1) Output serial data

(Cannot be used as a port when performing reception only)

RXD2 (P0_2) Input serial data

PD0_2 bit in PD0 register = 0

(P0_2 can be used as an input port when performing

transmission only)

CLK2 (P0_3) Programmable I/O Port CKDIR bit in U2MR register = 0

Input transfer clock

CKDIR bit in U2MR register = 1

PD0_3 bit in PD0 register = 0

R8C2K bảng dữ liệu(PDF) 345 Page - Renesas Technology Corp

R8C2K bảng dữ liệu(HTML) 345 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL