M37542RSS datasheet(29/122 Pages) RENESAS

29 / 122 page

7542 Group

Rev.3.03

Jul 11, 2008

Page 29 of 117

REJ03B0006-0303

Fig. 27 Timing of interrupt request generation, interrupt request bit, and interrupt acceptance

Instruction cycle

Push onto stack

Vector fetch

Instruction cycle

Internal clock φ

SYNC

IR1 T2

IR2 T3

➀

➁

T1 T2 T3 : Interrupt acceptance timing points

IR1 IR2 : Timings points at which the interrupt request bit is set to “1”.

Note : Period 2 indicates the last φ cycle during one instruction cycle.

(1) The interrupt request bit for an interrupt request generated during period 1 is set to “1” at timing point IR1.

(2) The interrupt request bit for an interrupt request generated during period 2 is set to “1” at timing point IR1 or IR2.

The timing point at which the bit is set to “1” varies depending on conditions. When two or more interrupt

requests are generated during the period 2, each request bit may be set to “1” at timing point IR1 or IR2

separately.

Fig. 26 Interrupt sequence

SYNC

Address bus

Data bus

Not used

S,SPS

S-1,SPS S-2,SPS

AL,AH

PCH

PCL

SYNC : CPU operation code fetch cycle

(This is an internal signal that cannot be observed from the external unit.)

BL, BH : Vector address of each interrupt

AL, AH : Jump destination address of each interrupt

SPS

: “0016” or “0116”

([SPS] is a page selected by the stack page selection bit of CPU mode register.)

Push onto stack

Vector fetch

Execute interrupt

routine

M37542RSS bảng dữ liệu(PDF) 29 Page - Renesas Technology Corp

M37542RSS bảng dữ liệu(HTML) 29 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL