32C87 datasheet(23/91 Pages) RENESAS

23 / 91 page

M32C/87 Group (M32C/87, M32C/87A, M32C/87B)

2. Central Processing Unit (CPU)

REJ03B0127-0151 Rev.1.51 Jul 31, 2008

Page 23 of 85

Central Processing Unit (CPU)

R0H

R0L

R1H

R1L

Static base register(1)

Frame base register(1)

Carry flag

Debug flag

Zero flag

Sign flag

Overflow flag

Interrupt enable flag

Stack pointer select flag

Reserved

Processor interrupt priority level

Reserved

R0L

R1L

USP

INTB

ISP

R0H

R1H

b31

b15

b23

FLG

IPL

b15

b8 b7

SVF

SVP

VCT

b23

b15

DMD0

DMD1

DCT0

DCT1

DRC0

DRC1

DMA0

DMA1

DRA0

DRA1

DSA0

DSA1

b23

b15

Address registers(1)

User stack pointer

Interrupt stack pointer

Interrupt table register

Program counter

Flag register

General registers

High-speed interrupt registers

DMAC-associated registers

Flag save register

PC save register

Vector register

DMA mode registers

DMA transfer count registers

DMA transfer count reload registers

DMA memory address registers

DMA memory address reload registers

DMA SFR address registers

NOTE:

1. These registers comprise a register bank.

There are two sets of register banks (register bank 0 and register bank 1).

Data registers(1)

Figure 2.1 shows the CPU registers.

The register bank is comprised of eight registers (R0, R1, R2, R3, A0, A1, SB, and FB) out of 28 CPU registers. There

are two sets of register banks.

Figure 2.1

CPU Register

32C87 bảng dữ liệu(PDF) 23 Page - Renesas Technology Corp

32C87 bảng dữ liệu(HTML) 23 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL