MSC7116 datasheet(21/60 Pages) FREESCALE

21 / 60 page

Electrical Characteristics

MSC7116 Data Sheet, Rev. 13

Freescale Semiconductor

2.5

AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC

timings are based on a 30 pF load, except where noted otherwise, and a 50

Ω transmission line. For any additional pF, use the

following equations to compute the delay:

— Standard interface: 2.45 + (0.054

× C

load) ns

— DDR interface: 1.6 + (0.002

× C

load) ns

2.5.1

Clock and Timing Signals

The following tables describe clock signal characteristics. Table 6 shows the maximum frequency values for internal (core,

reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see

Section 2.5.2 for the allowable ranges when using the PLL).

Table 6. Maximum Frequencies

Characteristic

Maximum in MHz

Core clock frequency (CLOCK)

266

External output clock frequency (CLKO)

Memory clock frequency (CK, CK)

133

TDM clock frequency (TxRCK, TxTCK)

Table 7. Clock Frequencies in MHz

Characteristic

Symbol

Min

Max

CLKIN frequency

FCLKIN

100

CLOCK frequency

FCORE

—

266

CK, CK frequency

FCK

—

133

TDMxRCK, TDMxTCK frequency

FTDMCK

—50

CLKO frequency

FCKO

—67

AHB/IPBus/APB clock frequency

FBCK

—

133

Note:

The rise and fall time of external clocks should be 5 ns maximum

Table 8. System Clock Parameters

Characteristic

Min

Max

Unit

CLKIN frequency

100

MHz

CLKIN slope

—5

CLKIN frequency jitter (peak-to-peak)

—

1000

CLKO frequency jitter (peak-to-peak)

—

133

MSC7116 bảng dữ liệu(PDF) 21 Page - Freescale Semiconductor, Inc

MSC7116 bảng dữ liệu(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL