MC44BS373CADR2 datasheet(29/52 Pages) FREESCALE

29 / 52 page

MC44BS373CA Data Sheet

High Speed I2C Compatible Bus

16.3 Level Definitions

SDA/SCL high and low levels are designed to be compatible with 0–5 V and 0–3.3 V SDA/SCL signals.

Figure 12. SDA/SCL Levels

16.4 High-Speed I2C-Compatible Bus Format

Figure 13. I2C Bus Timing

16.5 I2C Write-Mode Format and Bus Receiver

NOTE

The information in this section concerning I2C address selection applies to

the 20-pin package only. The I2C address in the 16-pin packages is set at

0xCA and cannot be changed.

It is possible to select one specific I2C address from among four available addresses. This selection is

controlled by an external pin (CAS) where an external resistor is connected to ground. By changing the

value of this resistor it is possible to change the DC level on the multi-level CAS pin. This DC level is

compared against internal thresholds (1.65, 0.42 and 2.82 V) and, depending on the result, one of the

available addresses is selected according to Table 29.

When chip addresses CC or C8 are selected, the DC level at the CAS pin is set by a ratio of an external

resistor (33 K

Ω or 180 KΩ ±10%) and the internal pull-up resistor (85 KΩ typical with a tolerance of 40%

worst case).

Table 29. Chip Address Selected Versus CAS Pin Level

External Resistor on Pin CAS

I2C address

Open

0xCA

180-K

Ω pull-down

0xC8

33-K

Ω pull-down

0xCC

0 (connected to ground)

0xCE

SDA

Vcc

Vih

Vil

Dead Band

9 10

11 12 13

16 17 18

STA

Chip Address (0xCA)

ACK

First Data Byte (C1 or FM)

Data

ACK

Stop

SCL

SDA

MC44BS373CADR2 bảng dữ liệu(PDF) 29 Page - Freescale Semiconductor, Inc

MC44BS373CADR2 bảng dữ liệu(HTML) 29 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL