33742S datasheet(51/70 Pages) FREESCALE

51 / 70 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33742

FUNCTIONAL DEVICE OPERATION

LOGIC COMMANDS AND REGISTERS

WAKE-UP REGISTER (WUR)

Tables 27 through 29 contain the Wake-up Register information. Local wake-up inputs L0:L3 can be used in both Normal and

Standby modes as port expander, as well as for waking up the SBC from Sleep or Stop modes (Table 27).

Wake-up inputs can be configured by pair. L0 and L1 can

be configured together, and L1 and L2, and L2 and L3 can be

configured together (Table 28).

Table 25. HSON Control Bits

Logic

HS State

HS OFF, in Normal and Standby modes.

HS ON, in Normal and Standby modes.(60)

Notes

60.

When HS is turned OFF due to an over-temperature condition, it can be turned ON again by setting the appropriate control bit to 1. Error

bits are latched in the IOR register.

Table 26. Input/Output Register Status Bits

Name

Logic

Description

V2LOW

V2LTH > 4.0V.

V2LTH < 4.0V.

HSOT

No HS over-temperature.

HS over-temperature.

VSUPLOW

VBF(EW) > 5.8V.

VBF(EW) < 5.8V.

DEBUG

SBC not in Debug mode.

SBC accepts command to go to Debug modes (no Watchdog).

Table 27. Wake-Up Register

WUR

R/W

$100b

LCTR3

LCTR2

LCTR1

LCTR0

L3WU

L2WU

L1WU

L0WU

Reset Value

–

Reset Condition (Write)(61)

–

POR, NR2R, N2R, STB2R, STO2R

Notes

61.

See Table 13, page 47, for definitions of reset conditions.

33742S bảng dữ liệu(PDF) 51 Page - Freescale Semiconductor, Inc

33742S bảng dữ liệu(HTML) 51 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL