TDA7501 datasheet(17/29 Pages) STMICROELECTRONICS

tên linh kiện	TDA7501

Giải thích chi tiết về linh kiện	Line driver for digital car radio Signal processor (DSPLD)

PDF	29 Pages

Scroll/Zoom	100%

nhà sản xuất	STMICROELECTRONICS [STMicroelectronics]

Trang chủ	http://www.st.com

Logo

17 / 29 page

TDA7501

SPI bus mode

17/29

SPI bus mode

7.1

Interface protocol

The TDA7501 SPI interface protocol comprises :

●

a subaddress and

●

a sequence of n databytes

each consisting of 8 bits (see Figure 14).

The interface accepts both a positiv (Cpol = 1, Cpha = 1) as well as a negativ (Cpol = 0,

Cpha = 0) clocking scheme. However, the data transmitted has to be valid on the rising

edges of the serial clock SCL.

Figure 14.

Timing diagram for the SPI bus mode.

Table 5.

Switching characteristics (SPI mode)

Figure 15.

Timing diagram for switching characteristic

Symbol

Parameter

Min.

Typ.

Max.

Unit

fSCLK

Serial input clock frequency (SCL)

4.0

MHz

Tsu

Serial data setup time

Thld

Serial data hold time

Twh

Serial clock high time width

100

Twl

Serial clock low time width

100

Tscl

Select (SEL) to select (SCL) falling setup time

200

Trel

Select (SCL) to select (SEL) rising release time

200

Data rise time

2ms

Data fall time

2ms

Tsh

Chip select high time

200

SEL

SCL

Cpol=1

SCL

Cpol=0

SDA

SA3

SUBADDRESS

DATA

DATA-n

SA2

SA1

SA0

D00AU1209

SEL

SCL

SDA

SAx,Dy

Tscl

Tsu

Thld

Twh

Twl

Trel

Tsh

D00AU1208

TDA7501 bảng dữ liệu(PDF) 17 Page - STMicroelectronics

TDA7501 bảng dữ liệu(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

bảng dữ liệu tải về

Link URL