4 / 12 page
NJW1321
- 4 -
s
s
s
s I
2C BUS BLOCK CHARACTERISTICS (SDA,SCL)
PARAMETER
SYMBOL
MIN.
TYP.
MAX.
UNIT
High Level Input Voltage
VIH
3.0
-
5.0
V
Low Level Input Voltage
VIL
0
-
1.5
V
High Level Input Current
IIH
-
-
10
µA
Low Level Input Current
IIL
-
-
10
µA
Low Level Output Voltage (3mA at SDA pin)
VOL
0
-
0.4
V
Maximum Output Current
IOL
-3.0
-
-
mA
Maximum Clock Frequency
fSCL
-
-
100
kHz
Data Change Minimum Waiting Time
tBUF
4.7
-
-
µs
Data Transfer Start Minimum Waiting Time
tHD:STA
4.0
-
-
µs
Low Level Clock Pulse Width
tLOW
4.7
-
-
µs
High Level Clock Pulse Width
tHIGH
4.0
-
-
µs
Minimum Start Preparation Waiting Time
tSU:STA
4.0
-
-
µs
Minimum Data Hold Time
tHD:DAT
0.0
-
3.45
µs
Minimum Data Preparation Time
tSU:DAT
250
-
-
ns
Rise Time
tR
-
-
1.0
µs
Fall Time
tF
-
-
300
ns
Minimum Stop Preparation Waiting Time
tSU:STO
4.0
-
-
µs
I
2C BUS Load Condition:
Pull up resistance 4k
Ω (Connected to +5V)
Load capacitance 200pF (Connected to GND)
SDA
SCL
tBUF
tHD:STA
Sr
P
tLOW
tR
tHD:DAT
tHIGH
tF
tSU:DAT
S
P
tSU:STA
tSU:STO
tHD:STA
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
