ADMCF326 datasheet(17/36 Pages) AD

17 / 36 page

ADMCF326

–17–

REV. 0

Restarting the PWM after a fault condition is detected requires

clearing the fault and reinitializing the PWM. Clearing the fault

requires that

PWMTRIP returns to a HI state. After the fault has

been cleared, the PWM can be restarted by writing to registers

PWMTM, PWMCHA, PWMCHB, and PWMCHC. After the fault

is cleared and the PWM registers are initialized, internal timing of

the three-phase timing unit will resume, and the new duty cycle

values will be latched on the next rising edge of PWMSYNC.

PWM Registers

The conﬁguration of the PWM registers is described at the end

of the data sheet. The parameters of the PWM block are tabu-

lated in Table V.

ADC OVERVIEW

The ADC of the ADMCF326 is based upon the single slope

conversion technique. This approach offers an inherently

monotonic conversion process and to within the noise and stability

of its components, and there will be no missing codes.

Table VI. ADC Auxiliary Channel Selection

MODECTRL (1)

MODECTRL (0)

Select

ADCMUX1

ADCMUX0

VAUX0

VAUX1

VAUX2

Calibration (VREF)1

The single slope technique has been adapted on the ADMCF326

for four channels that are simultaneously converted. Refer to

Figure 11 for the functional schematic of the ADC. Three of

the main inputs (V1, V2, and V3) are directly connected as

high impedance voltage inputs. The fourth channel has been con-

ﬁgured with a serially-connected 4-to-1 multiplexer. Table VI

shows the multiplexer input selection codes. One of these auxil-

iary multiplexed channels is used to calibrate the ramp against the

internal voltage reference (VREF).

VAUX0

V2L

VAUXL

PWMSYNC (CONVST)

ADC

REGISTERS

V1L

V3L

(CAP RESET)

CLK MODECTRL<7>

12-BIT

ADC

TIMER

BLOCK

VREF

COMP

ADC REGISTERS

ADC1

ADC2

ADC3

ADCAUX

MODECTRL<0..1>

EXTERNAL

CHARGING

CAP

ICONST

ICONST_TRIM<2:0>

VAUX1

VAUX2

COMP

GND

4–1

MUX

Figure 11. ADC Overview

Comparing each ADC input to a reference ramp voltage and

timing the comparison of the two signals performs the conversion

process. The actual conversion point is the time point inter-

section of the input voltage and the ramp voltage (VC) as shown in

Figure 12. This time is converted to counts by the 12-bit ADC

Timer Block and is stored in the ADC registers. The ramp voltage

used to perform the conversion is generated by driving a ﬁxed

current into an off-chip capacitor, where the capacitor voltage is

VC = (I/C)

× t

Following reset, VC = 0 at t = 0. This reset and the start of

the conversion process are initiated by the PWMSYNC pulse,

as shown in Figure 12. The width of the PWMSYNC pulse is

controlled by the PWMSYNCWT register and should be pro-

grammed according to Figure 13 to ensure complete resetting.

In order to compensate for IC process manufacturing tolerances

(and to adjust for capacitor tolerances), the current source of the

ADMCF326 is software programmable. The software setting of the

magnitude of the ICONST current generator is accomplished by

selecting one of eight steps over approximately 20% current range.

Table V. Fundamental Characteristics of PWM Generation Unit of ADMCF326

16-BIT PWM TIMER

Parameter

Min

Typ

Max

Unit

Counter Resolution

Bits

Edge Resolution (Single Update Mode)

100

Edge Resolution (Double Update Mode)

Programmable Dead Time Range

100

µs

Programmable Dead Time Increments

100

Programmable Pulse Deletion Range

100

µs

Programmable Pulse Deletion Increments

100

PWM Frequency Range

150

PWMSYNC Pulsewidth (TCRST)

0.05

12.5

µs

Gate Drive Chop Frequency Range

0.02

MHz

ADMCF326 bảng dữ liệu(PDF) 17 Page - Analog Devices

ADMCF326 bảng dữ liệu(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL