T84C5112-RKFCL datasheet(62/97 Pages) ATMEL

62 / 97 page

Rev. B - November 10, 2000

Preliminary

T80C5112

14.7. ADC Standby Mode

When the ADC is not used, it is possible to set it in standby mode by clearing bit ADEN in ADCON register.

In this mode the power dissipation is about 1uW.

14.8. Voltage referencee

The voltage reference can be either internal or external.

As input, the Vref pin is used to enter the voltage reference for the A/D conversion.

When the voltage reference is active, the Vref pin is an output. This voltage can be used for the A/D and for any

other application requiring a voltage independant from the power supply. Voltage typical value is 2.4 volt and the

load must greater than 18 kOms.

14.9. IT ADC management

An interrupt end-of-conversion will occurs when the bit ADEOC is actived and the bit EADC is set. For re-arming

the interrupt the bit ADEOC must be cleared by software.

Figure 31. ADC interrupt structure

14.10. Registers

Table 35. ADCON Register

ADCON (S:F3h)

ADC Control Register

QUIETM

PSIDLE

ADEN

ADEOC

ADSST

SCH2

SCH1

SCH0

Bit Number Bit Mnemonic

Description

QUIETM

Pseudo Idle mode (best precision)

Set to put in quiet mode during conversion.

Cleared by hardware after completion of the conversion.

PSIDLE

Pseudo Idle mode (good precision)

Set to put in idle mode during conversion.

Cleared by hardware after completion of the conversion.

ADEOC

ADCON.2

EADC

IE1.1

ADCI

T84C5112-RKFCL bảng dữ liệu(PDF) 62 Page - ATMEL Corporation

T84C5112-RKFCL bảng dữ liệu(HTML) 62 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

bảng dữ liệu tải về

Link URL