công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

T84C5112-RKFIV bảng dữ liệu(PDF) 46 Page - ATMEL Corporation

tên linh kiện T84C5112-RKFIV
Giải thích chi tiết về linh kiện  8-bit Microcontroller with A/D converter
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

T84C5112-RKFIV bảng dữ liệu(HTML) 46 Page - ATMEL Corporation

Back Button T84C5112-RKFIV Datasheet HTML 42Page - ATMEL Corporation T84C5112-RKFIV Datasheet HTML 43Page - ATMEL Corporation T84C5112-RKFIV Datasheet HTML 44Page - ATMEL Corporation T84C5112-RKFIV Datasheet HTML 45Page - ATMEL Corporation T84C5112-RKFIV Datasheet HTML 46Page - ATMEL Corporation T84C5112-RKFIV Datasheet HTML 47Page - ATMEL Corporation T84C5112-RKFIV Datasheet HTML 48Page - ATMEL Corporation T84C5112-RKFIV Datasheet HTML 49Page - ATMEL Corporation T84C5112-RKFIV Datasheet HTML 50Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 97 page
background image
46
Rev. B - November 10, 2000
Preliminary
T80C5112
Figure 21. SPI Interrupt Requests Generation
12.4.5. Registers
There are three registers in the module that provide control, status and data storage functions. These registers are
describes in the following paragraphs.
12.4.5.1. Serial Peripheral CONtrol register (SPCON)
The Serial Peripheral Control Register does the following:
·
Selects one of the Master clock rates,
·
Configure the SPI module as Master or Slave,
·
Selects serial clock polarity and phase,
·
Enables the SPI module,
·
Frees the SS pin for a general purpose
Table 23 describes this register and explains the use of each bit:
Table 23. Serial Peripheral Control Register
7
6
5
4
3
2
1
0
SPR2
SPEN
SSDIS
MSTR
CPOL
CPHA
SPR1
SPR0
Bit
Number
Bit Mnemonic
R/W
Mode
Description
7
SPR2
RW
Serial Peripheral Rate 2
Bit with SPR1 and SPR0 define the clock rate
6
SPEN
RW
Serial Peripheral Enable
Clear to disable the SPI interface
Set to enable the SPI interface
5
SSDIS
RW
SS Disable
Clear to enable SS# in both Master and Slave modes
Set to disable SS# in both Master and Slave modes. In Slave mode, this bit has no effect if
CPHA = Õ0Õ
4
MSTR
RW
Serial Peripheral Master
Clear to configure the SPI as a Slave
Set to configure the SPI as a Master
3
CPOL
RW
Clock Polarity
Clear to have the SCK set to Õ0Õ in idle state
Set to have the SCK set to Õ1Õ in idle low
2
CPHA
RW
Clock Phase
Clear to have the data sampled when the SPSCK leaves the idle state (see CPOL)
Set to have the data sampled when the SPSCK returns to idle state (see CPOL)
SSDIS
MODF
CPU Interrupt Request
SPI Receiver/error
CPU Interrupt Request
SPI Transmitter
SPI
CPU Interrupt Request
SPIF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com