công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AT80SND1C-ROTIL bảng dữ liệu(PDF) 149 Page - ATMEL Corporation

tên linh kiện AT80SND1C-ROTIL
Giải thích chi tiết về linh kiện  Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface
PDF  210 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT80SND1C-ROTIL bảng dữ liệu(HTML) 149 Page - ATMEL Corporation

Back Button AT80SND1C-ROTIL Datasheet HTML 145Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 146Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 147Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 148Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 149Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 150Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 151Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 152Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 153Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 210 page
background image
149
AT8xC51SND1C
4109E–8051–06/03
Table 131. Serial Bit Rates
Notes:
1. These frequencies are achieved in X1 mode, F
PER = FOSC ÷ 2.
2. These frequencies are achieved in X2 mode, F
PER = FOSC.
Data Transfer
The Clock Polarity bit (CPOL in SPCON) defines the default SCK line level in idle
state(1) while the Clock Phase bit (CPHA in SPCON) defines the edges on which the
input data are sampled and the edges on which the output data are shifted (see
Figure 115 and Figure 116). The SI signal is output from the selected slave and the SO
signal is the output from the master. The AT8xC51SND1C captures data from the SI line
while the selected slave captures data from the SO line.
For simplicity, Figure 115 and Figure 116 depict the SPI waveforms in idealized form
and do not provide precise timing information. For timing parameters refer to the Section
“AC Characteristics”.
Note:
1. When the peripheral is disabled (SPEN = 0), default SCK line is high level.
Figure 115. Data Transmission Format (CPHA = 0)
SPR2
SPR1
SPR0
Bit Rate (kHz) Vs F
PER
F
PER Divider
6 MHz
(1)
8 MHz
(1)
10 MHz
(1)
12 MHz
(2)
16 MHz
(2)
20 MHz
(2)
0
0
0
3000
4000
5000
6000
8000
10000
2
0
0
1
1500
2000
2500
3000
4000
5000
4
0
1
0
750
1000
1250
1500
2000
2500
8
0
1
1
375
500
625
750
1000
1250
16
1
0
0
187.5
250
312.5
375
500
625
32
1
0
1
93.75
125
156.25
187.5
250
312.5
64
1
1
0
46.875
62.5
78.125
93.75
125
156.25
128
1
1
1
6000
8000
10000
12000
16000
20000
1
1
2
3
4
5
6
7
8
MSB
bit 1
LSB
bit 2
bit 4
bit 3
bit 6
bit 5
bit 1
bit 2
bit 4
bit 3
bit 6
bit 5
MSB
LSB
MOSI (From Master)
MISO (From Slave)
SCK (CPOL = 1)
SCK (CPOL = 0)
SPEN (Internal)
SCK Cycle Number
SS (to slave)
Capture point



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com