công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AT80SND1C-ROTIL bảng dữ liệu(PDF) 147 Page - ATMEL Corporation

tên linh kiện AT80SND1C-ROTIL
Giải thích chi tiết về linh kiện  Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface
PDF  210 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT80SND1C-ROTIL bảng dữ liệu(HTML) 147 Page - ATMEL Corporation

Back Button AT80SND1C-ROTIL Datasheet HTML 143Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 144Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 145Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 146Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 147Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 148Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 149Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 150Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 151Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 210 page
background image
147
AT8xC51SND1C
4109E–8051–06/03
Description
The SPI controller interfaces with the C51 core through three special function registers:
SPCON, the SPI control register (see Table 132); SPSTA, the SPI status register (see
Table 133); and SPDAT, the SPI data register (see Table 134).
Master Mode
The SPI operates in master mode when the MSTR bit in SPCON is set.
Figure 113 shows the SPI block diagram in master mode. Only a master SPI module
can initiate transmissions. Software begins the transmission by writing to SPDAT. Writ-
ing to SPDAT writes to the shift register while reading SPDAT reads an intermediate
register updated at the end of each transfer.
The Byte begins shifting out on the MOSI pin under the control of the bit rate generator.
This generator also controls the shift register of the slave peripheral through the SCK
output pin. As the Byte shifts out, another Byte shifts in from the slave peripheral on the
MISO pin. The Byte is transmitted most significant bit (MSB) first. The end of transfer is
signaled by SPIF being set.
When the AT8xC51SND1C is the only master on the bus, it can be useful not to use
SS# pin and get it back to I/O functionality. This is achieved by setting SSDIS bit in
SPCON.
Figure 113. SPI Master Mode Block Diagram
Note:
MSTR bit in SPCON is set to select master mode.
Bit Rate Generator
SPR2:0
SPCON
MOSI/P4.1
MISO/P4.0
SCK/P4.2
CPOL
SPCON.3
SPEN
SPCON.6
CPHA
SPCON.2
PER
CLOCK
8-bit Shift Register
SPDAT WR
IQ
SPDAT RD
Control and Clock Logic
MODF
SPSTA.4
SS#/P4.3
SSDIS
SPCON.5
WCOL
SPSTA.6
SPIF
SPSTA.7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com