AD8253ARMZ datasheet(6/24 Pages) AD

6 / 24 page

AD8253

Rev. 0 | Page 6 of 24

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter

Rating

Supply Voltage

±17 V

Power Dissipation

See Figure 4

Output Short-Circuit Current

Indefinite1

Common-Mode Input Voltage

±VS

Differential Input Voltage

±VS

Digital Logic Inputs

±VS

Storage Temperature Range

–65°C to +125°C

Operating Temperature Range2

–40°C to +85°C

Lead Temperature (Soldering 10 sec)

300°C

Junction Temperature

140°C

θJA (4-Layer JEDEC Standard Board)

112°C/W

Package Glass Transition Temperature

140°C

1 Assumes the load is referenced to midsupply.

2 Temperature for specified performance is −40°C to +85°C. For performance

to +125°C, see the Typical Performance Characteristics section.

Stresses above those listed under Absolute Maximum Ratings

may cause permanent damage to the device. This is a stress

rating only; functional operation of the device at these or any

other conditions above those indicated in the operational

section of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect

device reliability.

MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8253 package is

limited by the associated rise in junction temperature (TJ) on

the die. The plastic encapsulating the die locally reaches the

junction temperature. At approximately 140°C, which is the

glass transition temperature, the plastic changes its properties.

Even temporarily exceeding this temperature limit can change

the stresses that the package exerts on the die, permanently

shifting the parametric performance of the AD8253. Exceeding

a junction temperature of 140°C for an extended period can

result in changes in silicon devices, potentially causing failure.

The still-air thermal properties of the package and PCB (θJA),

the ambient temperature (TA), and the total power dissipated in

the package (PD) determine the junction temperature of the die.

The junction temperature is calculated as

(

)

The power dissipated in the package (PD) is the sum of the

quiescent power dissipation and the power dissipated in the

package due to the load drive for all outputs. The quiescent

power is the voltage between the supply pins (VS) times the

quiescent current (IS). Assuming the load (RL) is referenced to

midsupply, the total drive power is VS/2 × IOUT, some of which is

dissipated in the package and some of which is dissipated in the

load (VOUT × IOUT).

The difference between the total drive power and the load

power is the drive power dissipated in the package.

PD = Quiescent Power + (Total Drive Power − Load Power)

()

OUT

–

⎟

⎠

⎞

⎜

⎝

⎛

In single-supply operation with RL referenced to −VS, the worst

case is VOUT = VS/2.

Airflow increases heat dissipation, effectively reducing θJA. In

addition, more metal directly in contact with the package leads

from metal traces through holes, ground, and power planes

reduces the θJA.

Figure 4 shows the maximum safe power dissipation in the

package vs. the ambient temperature on a 4-layer JEDEC

standard board.

2.00

1.75

1.50

1.25

1.00

0.75

0.50

0.25

–40

–20

120

100

AMBIENT TEMPERATURE (°C)

Figure 4. Maximum Power Dissipation vs. Ambient Temperature

ESD CAUTION

AD8253ARMZ bảng dữ liệu(PDF) 6 Page - Analog Devices

AD8253ARMZ bảng dữ liệu(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL