EMC646SP16JS-55LL datasheet(33/65 Pages) EMLSI

33 / 65 page

EMC646SP16J

4Mx16 CellularRAM

Preliminary

Table 15: Asynchronous WRITE Cycle Timing Requirements

Note:

1. The High-Z timings measure a 100mV transition from either VOH or VOL toward VccQ/2.

2. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level toward either VOH or VOL.

3. WE# Low time must be limited to tCEM (4µs).

Parameter

Symbol

104/83 MHz

66MHz

Unit

Note

Min

Max

Min

Max

Address and ADV# LOW setup time

tAS

Address HOLD from ADV# going HIGH

tAVH

Address setup to ADV# going HIGH

tAVS

Address valid to end of WRITE

tAW

LB#/UB# select to end of WRITE

tBW

CE# LOW to WAIT valid

tCEW

7.5

CE# HIGH between subsequent async operations

tCPH

CE# LOW to ADV# HIGH

tCVS

Chip enable to end of WRITE

tCW

Data HOLD from WRITE time

tDH

Data WRITE setup time

tDW

Chip disable to WAIT High-Z output

tHZ

Chip enable to Low-Z output

tLZ

End WRITE to Low-Z output

tOW

ADV# pulse width

tVP

ADV# setup to end of WRITE

tVS

WRITE cycle time

tWC

WRITE to DQ High-Z output

tWHZ

WRITE pulse width

tWP

WRITE pulse width HIGH

tWPH

WRITE recovery time

tWR

EMC646SP16JS-55LL bảng dữ liệu(PDF) 33 Page - Emerging Memory & Logic Solutions Inc

EMC646SP16JS-55LL bảng dữ liệu(HTML) 33 Page - Emerging Memory & Logic Solutions Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL