| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST72104G bảng dữ liệu(PDF) 19 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72104G bảng dữ liệu(HTML) 19 Page - STMicroelectronics |
|
19 / 135 page ![]() ST72104G, ST72215G, ST72216G, ST72254G 19/135 6.2 RESET SEQUENCE MANAGER (RSM) 6.2.1 Introduction The reset sequence manager includes three RE- SET sources as shown in Figure 11: s External RESET source pulse s Internal LVD RESET (Low Voltage Detection) s Internal WATCHDOG RESET These sources act on the RESET pin and it is al- ways kept low during the delay phase. The RESET service routine vector is fixed at ad- dresses FFFEh-FFFFh in the ST7 memory map. The basic RESET sequence consists of 3 phases as shown in Figure 10: s Delay depending on the RESET source s 4096 CPU clock cycle delay s RESET vector fetch The 4096 CPU clock cycle delay allows the oscil- lator to stabilise and ensures that recovery has taken place from the Reset state. The RESET vector fetch phase duration is 2 clock cycles. Figure 10. RESET Sequence Phases Figure 11. Reset Block Diagram RESET DELAY INTERNAL RESET 4096 CLOCK CYCLES FETCH VECTOR fCPU RESET RON VDD WATCHDOG RESET LVD RESET INTERNAL RESET |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |