ST6373 datasheet(46/64 Pages) STMICROELECTRONICS

46 / 64 page

ST6373

46/64

4.7 SERIAL PERIPHERAL INTERFACES

The ST6373 features two on-chip Serial Peripher-

al Interfaces (SPIs) for synchronous communica-

tion with other local control/interface devices. The

two SPIs are similar in basic function, however the

first contains additional logic and EEPROM mem-

ory to manage the VESA DDC data protocol

(DDC1, DDC2B and DDC2AB) transmission and

reception. Both SPIs can manage Standard shift

modes (in addition to I

2C mode), and Master/Slave

2C Modes.

The serial modes of the SPI are summarised in the

following table:

Table 14. SPI Modes

The maximum external clock and VSYNC clock

speed is 25kHz.

The I2C Data Hold Time is 250ns minimum.

As the I

2C SPI is derived from the DDC SPI, the

DDC SPI is shown, with the functional differences

shown.

For the DDC1 and DDC2B an additional 128 bytes

of dedicated EEPROM can be used to load the

SPI with predefined data automatically without any

CPU time consumption (see Block Diagram).

The Address Generator contains a 7-bits Auto-

Counter Register which allows the CPU to set a

EEPROM Start Address from 00h to 7Fh.

In DDC2B the Hardware Slave Address A0/A1h

can be enabled in parallel with the Programmed

I2C Slave Address.

Figure 29. DDC SPI Block Diagram

Slave Standard shift mode, with external

clock on EXTCLK

DDC SPI only

Master Standard shift mode with internal

clock

Both SPIs

DDC1 mode with VSYNC as clock

DDC SPI only

Multimaster/Slave

I2C mode

Both SPIs

VR02034

ADDRESS

SDAD

GENERATOR

ADDRESS

DATA

DDC EEPROM

DDC CONTROL

SHIFT

SCLD

VSYNC

AUTO

ST6373 bảng dữ liệu(PDF) 46 Page - STMicroelectronics

ST6373 bảng dữ liệu(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL