ST10R172L datasheet(57/68 Pages) STMICROELECTRONICS

57 / 68 page

57/68

ST10R172L - ELECTRICAL CHARACTERISTICS

15.3.5 CLKOUT and READY/READY

VDD = 3.3 V ± 0.3 V

VSS = 0 V

TA = -40°C to +85 °C

CL = 50 pF

Parameter

Symbol

Max. CPU Clock

= 50 MHz

Variable CPU Clock

1/2TCL = 1 to 50 MHz

min.

max.

min.

max.

CLKOUT cycle time

t29 CC 20

2TCL

CLKOUT high time

t30 CC 5

–

TCL – 5

–

CLKOUT low time

t31 CC 5

–

TCL – 5

–

CLKOUT rise time1)

1) Measured between 0.3 and 2.7 volts

t32 CC –

–

CLKOUT fall time1

t33 CC –

–

CLKOUT rising edge to

ALE falling edge

t34 CC -3 + tA

5 +

-3 +

5 +

Synchronous READY

setup time to CLKOUT

t35 SR 9

–

Synchronous READY

hold time after CLKOUT

t36 SR 0

–

Asynchronous READY

low time

t37 SR 27

–

2TCL + 7

–

Asynchronous READY

setup time2)

2) These timings assure recognition at a specific clock edge for test purposes only.

t58 SR 9

–

Asynchronous READY

hold time2

t59 SR 0

–

Async. READY hold time

after RD, WR high (Demulti-

plexed Bus)3)2

3) Demultiplexed bus is the worst case. For multiplexed bus, 2TCL should be added

to the maximum values. This adds even more time for deactivating READY.

2tA and tC refer to the following bus cycle, tF refers to the current bus cycle.

t60 SR 0

+ 2

tA+ tc+ tF

0TCL - 10

+ 2

tA+ tc+ tF

Table16CLKOUT and READY/READY

ST10R172L bảng dữ liệu(PDF) 57 Page - STMicroelectronics

ST10R172L bảng dữ liệu(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL