ST10 datasheet(34/58 Pages) STMICROELECTRONICS

34 / 58 page

ST10F163

34/58

XVI.4.2 - Definition of internal timing

The internal operation of the ST10F163 is con-

trolled by the internal CPU clock fCPU. Both edges

of the CPU clock can trigger internal (e.g. pipe-

line) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Char-

acteristics)

therefore

depends

the

time

between two consecutive edges of the CPU clock,

called “TCL” (see figure below).

The CPU clock signal can be generated by differ-

ent mechanisms. The duration of TCLs and their

variation (and also the derived external timing)

depends on the used mechanism to generate

fCPU. This influence must be regarded when cal-

culating the timings for the ST10F163.

The example for PLL operation shown in the fig-

ure above refers to a PLL factor of 4. The mecha-

nism used to generate the CPU clock is selected

during reset by the logic levels on pins P0.15-13

(P0H.7-5).

XVI.4.3 - Clock generation modes

The table below associates the combinations of these three bits with the respective clock generation mode.

Figure 11 : Generation mechanisms for the CPU clock

P0.15-13

(P0H.7-5)

CPU Frequency

fCPU =fXTAL *F

External Clock Input

Range1)

1. The external clock input range refers to a CPU clock range of 1...25 MHz.

Notes

111

FXTAL * 4

2.5 to 6.25 MHz

Default configuration

110

FXTAL * 3

3.33 to 8.33 MHz

101

FXTAL *2

5 to 12.5 MHz

100

FXTAL * 5

2 to 5 MHz

011

FXTAL * 1

1 to 25 MHz

Direct drive 2)

2. The maximum depends on the duty cycle of the external clock signal.

010

FXTAL * 1.5

6.66 to 16.6 MHz

001

FXTAL / 2

2 to 50 MHz

CPU clock via prescaler3)

3. The maximum input frequency is 25 MHz when using an external crystal with the internal oscillator; providing that internal serial resistance

of the crystal is less than 40

Ω. However, higher frequency can be applied with an external clock source, but in this case, the input clock

signal must reach the defined levels VIL and VIH2.

000

FXTAL * 2.5

4 to 10 MHz

TCLTCL

fCPU

fXTAL

fCPU

fXTAL

Phase locked loop operation

Direct Clock Drive

TCL

fCPU

fXTAL

Prescaler Operation

TCLTCL

ST10 bảng dữ liệu(PDF) 34 Page - STMicroelectronics

ST10 bảng dữ liệu(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

bảng dữ liệu tải về

Link URL