DSPIC30F2010 datasheet(93/204 Pages) MICROCHIP

93 / 204 page

DS70118H-page 93

dsPIC30F2010

15.0

SPI™ MODULE

The Serial Peripheral Interface (SPI™) module is a

synchronous

serial

interface.

useful

for

communicating with other peripheral devices such as

EEPROMs, shift registers, display drivers and A/D

converters or other microcontrollers. It is compatible

with Motorola's SPI and SIOP interfaces.

15.1

Operating Function Description

Each SPI module consists of a 16-bit shift register,

SPIxSR (where x = 1 or 2), used for shifting data in

and out, and a buffer register, SPIxBUF. A control

SPIxCON,

configures

the

module.

Additionally, a status register, SPIxSTAT, indicates

various status conditions.

The serial interface consists of 4 pins: SDIx (serial

data input), SDOx (serial data output), SCKx (shift

clock input or output) and SSx (active-low slave

select).

In Master mode operation, SCK is a clock output, but

in Slave mode, it is a clock input.

A series of eight (8) or sixteen (16) clock pulses shifts

out

bits

from

the

SPIxSR

SDOx

and

simultaneously shifts in data from SDIx pin. An

interrupt is generated when the transfer is complete

and the corresponding interrupt flag bit (SPI1IF or

SPI2IF) is set. This interrupt can be disabled through

an interrupt enable bit (SPI1IE or SPI2IE).

The receive operation is double-buffered. When a

complete byte is received, it is transferred from

SPIxSR to SPIxBUF.

If the receive buffer is full when new data is being

transferred from SPIxSR to SPIxBUF, the module will

set the SPIROV bit, indicating an overflow condition.

The transfer of the data from SPIxSR to SPIxBUF will

not be completed and the new data will be lost. The

module will not respond to SCL transitions while

SPIROV is ‘1’, effectively disabling the module until

SPIxBUF is read by user software.

Transmit writes are also double-buffered. The user

writes to SPIxBUF. When the master or slave transfer

is completed, the contents of the shift register

(SPIxSR) is moved to the receive buffer. If any

transmit data has been written to the buffer register,

the contents of the transmit buffer are moved to

SPIxSR. The received data is thus placed in SPIxBUF

and the transmit data in SPIxSR is ready for the next

transfer.

In Master mode, the clock is generated by prescaling

the system clock. Data is transmitted as soon as a

value is written to SPIxBUF. The interrupt is generated

at the middle of the transfer of the last bit.

In Slave mode, data is transmitted and received as

external clock pulses appear on SCK. Again, the

interrupt is generated when the last bit is latched. If

SSx control is enabled, then transmission and

reception are enabled only when SSx = low. The

SDOx output will be disabled in SSx mode with SSx

high.

The clock provided to the module is (FOSC/4). This

clock is then prescaled by the primary (PPRE<1:0>)

and the secondary (SPRE<2:0>) prescale factors. The

CKE bit determines whether transmit occurs on

transition from active clock state to Idle clock state, or

vice versa. The CKP bit selects the Idle state (high or

low) for the clock.

15.1.1

WORD AND BYTE

COMMUNICATION

A control bit, MODE16 (SPIxCON<10>), allows the

module to communicate in either 16-bit or 8-bit mode.

16-bit operation is identical to 8-bit operation, except

that the number of bits transmitted is 16 instead of 8.

The user software must disable the module prior to

changing the MODE16 bit. The SPI module is reset

when the MODE16 bit is changed by the user.

A basic difference between 8-bit and 16-bit operation is

that the data is transmitted out of bit 7 of the SPIxSR for

8-bit operation, and data is transmitted out of bit 15 of

the SPIxSR for 16-bit operation. In both modes, data is

shifted into bit 0 of the SPIxSR.

15.1.2

SDOx DISABLE

A control bit, DISSDO, is provided to the SPIxCON

will allow the SPI module to be connected in an input

only configuration. SDO can also be used for general

purpose I/O.

Note:

This data sheet summarizes features of

this group of dsPIC30F devices and is not

intended to be a complete reference

source. For more information on the CPU,

peripherals,

descriptions

and

general device functionality, refer to the

“dsPIC30F Family Reference Manual”

(DS70046).

Note:

Both the transmit buffer (SPIxTXB) and

the receive buffer (SPIxRXB) are mapped

to the same register address, SPIxBUF.

DSPIC30F2010 bảng dữ liệu(PDF) 93 Page - Microchip Technology

DSPIC30F2010 bảng dữ liệu(HTML) 93 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL