| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
NRF24L01P-R7 bảng dữ liệu(PDF) 62 Page - Nordic Semiconductor |
|
|
|||||||||||||||||||||||||||||
NRF24L01P-R7 bảng dữ liệu(HTML) 62 Page - Nordic Semiconductor |
|
62 / 78 page ![]() Revision 1.0 Page 62 of 78 nRF24L01+ Product Specification N/A ACK_PLD 255:0 X W Written by separate SPI command ACK packet payload to data pipe number PPP given in SPI command. Used in RX mode only. Maximum three ACK packet payloads can be pending. Payloads with same PPP are handled first in first out. N/A TX_PLD 255:0 X W Written by separate SPI command TX data pay- load register 1 - 32 bytes. This register is implemented as a FIFO with three levels. Used in TX mode only. N/A RX_PLD 255:0 X R Read by separate SPI command. RX data payload register. 1 - 32 bytes. This register is implemented as a FIFO with three levels. All RX channels share the same FIFO. 1C DYNPD Enable dynamic payload length Reserved 7:6 0 R/W Only ‘00’ allowed DPL_P5 5 0 R/W Enable dynamic payload length data pipe 5. (Requires EN_DPL and ENAA_P5) DPL_P4 4 0 R/W Enable dynamic payload length data pipe 4. (Requires EN_DPL and ENAA_P4) DPL_P3 3 0 R/W Enable dynamic payload length data pipe 3. (Requires EN_DPL and ENAA_P3) Address (Hex) Mnemonic Bit Reset Value Type Description |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |