74LVC1G53

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet

Rev. 10 — 7 December 2016

2 of 27

NXP Semiconductors

74LVC1G53

2-channel analog multiplexer/demultiplexer

3.

Ordering information

4.

Marking

[1]

The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5.

Functional diagram

Table 1.

Ordering information

Type number

Package

Temperature range

Name

Description

Version

74LVC1G53DP

40 Cto +125 C

TSSOP8

plastic thin shrink small outline package; 8 leads;

body width 3 mm; lead length 0.5 mm

SOT505-2

74LVC1G53DC

40 Cto +125 C

VSSOP8

plastic very thin shrink small outline package; 8 leads;

body width 2.3 mm

SOT765-1

74LVC1G53GT

40 Cto +125 C

XSON8

plastic extremely thin small outline package; no leads;

8 terminals; body 1

 1.95  0.5 mm

SOT833-1

74LVC1G53GF

40 C to +125 C

XSON8

extremely thin small outline package; no leads;

8 terminals; body 1.35

 1  0.5 mm

SOT1089

74LVC1G53GD

40 Cto +125 C

XSON8

plastic extremely thin small outline package; no leads;

8 terminals; body 3

 2  0.5 mm

SOT996-2

74LVC1G53GM

40 C to +125 C

XQFN8

plastic, extremely thin quad flat package; no leads;

8 terminals; body 1.6

 1.6  0.5 mm

SOT902-2

74LVC1G53GN

40 C to +125 C

XSON8

extremely thin small outline package; no leads;

8 terminals; body 1.2

 1.0  0.35 mm

SOT1116

74LVC1G53GS

40 C to +125 C

XSON8

extremely thin small outline package; no leads;

8 terminals; body 1.35

 1.0  0.35 mm

SOT1203

Table 2.

Marking codes

Type number

Marking code[1]

74LVC1G53DC

V53

74LVC1G53DP

V53

74LVC1G53GT

V53

74LVC1G53GF

V3

74LVC1G53GD

V53

74LVC1G53GM

V53

74LVC1G53GN

V3

74LVC1G53GS

V3

Fig 1.

Logic symbol