công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD7983 bảng dữ liệu(PDF) 19 Page - Analog Devices

tên linh kiện AD7983
Giải thích chi tiết về linh kiện  16-Bit, 1.33 MSPS PulSAR ADC in MSOP/QFN
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD7983 bảng dữ liệu(HTML) 19 Page - Analog Devices

Back Button AD7983 Datasheet HTML 15Page - Analog Devices AD7983 Datasheet HTML 16Page - Analog Devices AD7983 Datasheet HTML 17Page - Analog Devices AD7983 Datasheet HTML 18Page - Analog Devices AD7983 Datasheet HTML 19Page - Analog Devices AD7983 Datasheet HTML 20Page - Analog Devices AD7983 Datasheet HTML 21Page - Analog Devices AD7983 Datasheet HTML 22Page - Analog Devices AD7983 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 24 page
background image
AD7983
Rev. 0 | Page 19 of 24
CS MODE, 4-WIRE WITHOUT BUSY INDICATOR
This mode is usually used when multiple AD7983s are
connected to an SPI-compatible digital host.
A connection diagram example using two AD7983s is shown in
Figure 30, and the corresponding timing is given in Figure 31.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers,
but SDI must be returned high before the minimum conversion
time elapses and then held high for the maximum conversion
time to avoid the generation of the busy signal indicator.
When the conversion is complete, the AD7983 enters the
acquisition phase and goes into standby mode. Each ADC result
can be read by bringing its SDI input low, which consequently
outputs the MSB onto SDO. The remaining data bits are then
clocked by subsequent SCK falling edges. The data is valid on
both SCK edges. Although the rising edge can be used to capture
the data, a digital host using the SCK falling edge allows a faster
reading rate provided it has an acceptable hold time. After the
16th SCK falling edge or when SDI goes high, whichever is
earlier, SDO returns to high impedance and another AD7983
can be read.
DIGITAL HOST
CONVERT
CS2
CS1
CLK
DATA IN
AD7983 SDO
SDI
CNV
SCK
AD7983 SDO
SDI
CNV
SCK
Figure 30. CS Mode, 4-Wire Without Busy Indicator Connection Diagram
tCONV
tCYC
ACQUISITION
ACQUISITION
tACQ
tSCK
tSCKH
tSCKL
CONVERSION
SCK
CNV
tSSDICNV
tHSDICNV
SDO
D15
D13
D14
D1
D0
D15
D14
D1
D0
tHSDO
tEN
1
2
3
14
15
16
1718
30
3132
tDSDO
tDIS
SDI(CS1)
SDI(CS2)
Figure 31. CS Mode, 4-Wire Without Busy Indicator Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com