R5F10DMDCLFB datasheet(79/139 Pages) RENESAS

79 / 139 page

RL78/D1A

3. ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT)

R01DS0463EJ0120 Rev. 1.20

Page 79 of 135

Mar 31, 2026

3.5.7 Serial interface: LIN-UART (UARTF) operation

TA = -40 to +85

°C

2.7 V

≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V

Item

Symbols

Conditions

Min.

Max.

Unit

Transfer rate

1.0

Mbps

Caution Different voltage between EVDD and VDD is allowed only when LCDM register is initial value.

3.5.8 Serial interface: CAN operation

TA = -40 to +85

°C,

2.7 V

≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V

Items

Symbols

Conditions

Min.

Max.

Unit

Transfer rate

1.0

Mbps

Internal delay time

tNODE

100

CRxD minimum pulse width

for wake up

tCRXW

Necessary

width to detect

wakeup signal

200

Caution Different voltage between EVDD and VDD is allowed only when LCDM register is initial value.

Figure 3-13. Internal delay time of CAN

CAN Internal clock Note

CTxD pin

(Transfer data)

CRxD pin

(Receive data)

tOUTPUT

tINPUT

Internal delay time (tNODE) = Internal Transfer Delay (toutput) + Internal Receive Delay (tInput)

Note CAN Internal clock (fCAN): CAN baud rate clock

CAN

macro

RL78/D1A

Internal Transfer Delay

Internal Receive Delay

CTxD pin

CRxD pin

Image figure of Internal delay

R5F10DMDCLFB bảng dữ liệu(PDF) 79 Page - Renesas Technology Corp

R5F10DMDCLFB bảng dữ liệu(HTML) 79 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL