ISO7231ADW datasheet(4/17 Pages) TI

4 / 17 page

ELECTRICAL CHARACTERISTICS: VCC1 and VCC2 at 5-V

(1) OPERATION

SWITCHING CHARACTERISTICS: VCC1 and VCC2 at 5-V OPERATION

ISO7230A

ISO7231A

SLLS906 – MAY 2008 ........................................................................................................................................................................................................ www.ti.com

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

SUPPLY CURRENT

Quiescent

VI = VCC or 0 V, All channels, no load,

ISO7230A

EN2 at 3 V

1 Mbps

ICC1

Quiescent

6.5

VI = VCC or 0 V, All channels, no load,

ISO7231A

EN1 at 3 V, EN2 at 3 V

1 Mbps

6.5

Quiescent

VI = VCC or 0 V, All channels, no load,

ISO7230A

EN2 at 3 V

1 Mbps

ICC2

Quiescent

VI = VCC or 0 V, All channels, no load,

ISO7231A

EN1 at 3 V, EN2 at 3 V

1 Mbps

ELECTRICAL CHARACTERISTICS

IOFF

Sleep mode output current

EN at VCC, Single channel

µA

IOH = –4 mA, See Figure 1

VCC – 0.8

VOH

High-level output voltage

IOH = –20 µA, See Figure 1

VCC – 0.1

IOL = 4 mA, See Figure 1

0.4

VOL

Low-level output voltage

IOL = 20 µA, See Figure 1

0.1

VI(HYS)

Input voltage hysteresis

150

IIH

High-level input current

IN from 0 V to VCC

µA

IIL

Low-level input current

–10

Input capacitance to ground

IN at VCC, VI = 0.4 sin (4E6πt)

CMTI

Common-mode transient immunity

VI = VCC or 0 V, See Figure 4

kV/

µs

(1)

For the 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V.

For the 3-V operation, VCC1 or VCC2 is specified from 3.15 V to 3.6 V.

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay

See Figure 1

PWD

Pulse-width distortion(1) |tPHL – tPLH|

tsk(o)

Channel-to-channel output skew (2)

Output signal rise time

See Figure 1

Output signal fall time

tPHZ

Propagation delay, high-level-to-high-impedance output

tPZH

Propagation delay, high-impedance-to-high-level output

See Figure 2

tPLZ

Propagation delay, low-level-to-high-impedance output

tPZL

Propagation delay, high-impedance-to-low-level output

tfs

Failsafe output delay time from input power loss

See Figure 3

µs

(1)

Also referred to as pulse skew.

(2)

tsk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the

same direction while driving identical specified loads.

Submit Documentation Feedback

Product Folder Link(s): ISO7230A ISO7231A

ISO7231ADW bảng dữ liệu(PDF) 4 Page - Texas Instruments

ISO7231ADW bảng dữ liệu(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

bảng dữ liệu tải về

Link URL