M59MR032C datasheet(26/49 Pages) STMICROELECTRONICS

26 / 49 page

M59MR032C, M59MR032D

26/49

Table 24. Burst Read Information

Table 25. Security Code Area

Offset

Data

Description

(P+F)h = 48h

0003h

Page-mode read capability

bits 0-7

’n’ such that 2n HEX value represents the number of read-page

bytes. See offset 28h for device word width to determine page-

mode data output width. 00h indicates no read page buffer.

(P+10)h = 49h

0003h

Number of synchronous mode read configuration fields that follow. 00h indicates no

burst capability.

(P+11)h = 4Ah

0001h

Synchronous mode read capability configuration 1

bit 3-7

Reserved

bit 0-2

’n’ such that 2n+1 HEX value represents the maximum number of

continuous synchronous reads when the device is configured for its

maximum word width. A value of 07h indicates that the device is

capable of continuous linear bursts that will output data until the

internal burst counter reaches the end of the device’s burstable

address space. This field’s 3-bit value can be written directly to the

read configuration register bit 0-2 if the device is configured for its

maximum word width. See offset 28h for word width to determine

the burst data output width.

(P+12)h = 4Bh

0002h

Synchronous mode read capability configuration 2

(P+13)h = 4Ch

0007h

Synchronous mode read capability configuration 3

(P+14)h = 4Dh

0036h

Max operating clock frequency (MHz)

(P+15)h = 4Eh

0001h

Supported handshaking signal (WAIT pin)

bit 0

during synchronous read

(1 = Yes, 0 = No)

bit 1

during asynchronous read

(1 = Yes, 0 = No)

Offset

Data

Description

81h

XXXX

64 bits: unique device number

82h

XXXX

83h

XXXX

84h

XXXX

M59MR032C bảng dữ liệu(PDF) 26 Page - STMicroelectronics

M59MR032C bảng dữ liệu(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

bảng dữ liệu tải về

Link URL