| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMS320DM647_0804 bảng dữ liệu(PDF) 159 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320DM647_0804 bảng dữ liệu(HTML) 159 Page - Texas Instruments |
|
159 / 182 page ![]() 6.19.1 Ethernet Subsystem Functions SGMII 0 GMIIport0 Gigabit MAC 0 SGMII1 (A) GMIIport1 2 2 2 AddrLookup Engine SGMII Port0 HostDMA Controller 3 -port Gigabit Switch Gigabit MAC 1 Buffer Descriptor Memory Configuration Registers REFCLK 2 2 SGMII Port1 MII Serial Mgmt Peripheral Bus MDIO Configuration Bus Configuration Bus DSP Interrupt Controller TMS320DM647/TMS320DM648 Digital Media Processor www.ti.com SPRS372B – MAY 2007 – REVISED APRIL 2008 • EtherStats and 802.3 Stats RMON statistics gathering (shared) • Programmable statistics interrupt mask when a statistic is above one half its 32-bit value – MDIO module for PHY management – SGMII gigabit current mode logic (CML) differential SERializer/DESerializer (SerDes) I/O receiver/transmitters • Adaptive active equalization for superior data dependent jitter tolerance in the presence of a lossy channel • Loss of signal detector with programmable threshold levels in receive channels • Integrated receiver and transmitter termination • IEEE 802.3 gigabit Ethernet conformant A. SGMII port 1 is not available on DM647. Figure 6-52. Ethernet Subsystem Block Diagram The Ethernet Subsystem conforms to the IEEE 802.3-2002 standard. Deviating from this standard, the GMAC module does not use the transmit coding error signal MTXER. Instead of driving the error pin when an underflow condition occurs on a transmitted frame, the GMAC generates an incorrect checksum by inverting the frame CRC, so that the transmitted frame will be detected as an error by the network. In networking systems, packet transmission and reception are critical tasks. The communications port programming interface (CPPI) protocol maximizes the efficiency of interaction between the host software and communications modules. The CPPI block in the DM648/DM647 contains 2048 words of 32-bit buffer descriptor memory that holds up to 512 buffer descriptors. After reset, initialization, configuration, and auto-negotiation, the host C64x+ DSP may initiate Ethernet transmit and receive operations. Submit Documentation Feedback Peripheral Information and Electrical Specifications 159 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |