 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST7LITE1XB bảng dữ liệu(PDF) 136 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE1XB bảng dữ liệu(HTML) 136 Page - STMicroelectronics |
|
|
136 / 157 page  ST7LITE1xB 136/157 13.10 COMMUNICATION INTERFACE CHARACTERISTICS 13.10.1 SPI - Serial Peripheral Interface Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO). Figure 107. SPI Slave Timing Diagram with CPHA=0 3) Notes: 1. Data based on design simulation, not tested in production. 2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration. 3. Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD. 4. Depends on fCPU. For example, if fCPU=8MHz, then TCPU = 1/fCPU =125ns and tsu(SS)=550ns Symbol Parameter Conditions Min Max Unit fSCK 1/tc(SCK) SPI clock frequency Master fCPU=8MHz fCPU/128 0.0625 fCPU/4 2 MHz Slave fCPU=8MHz 0 fCPU/2 4 tr(SCK) tf(SCK) SPI clock rise and fall time see I/O port pin description tsu(SS) 1) SS setup time 4) Slave (4 x TCPU) + 50 ns th(SS) 1) SS hold time Slave 120 tw(SCKH) 1) tw(SCKL) 1) SCK high and low time Master Slave 100 90 tsu(MI) 1) tsu(SI) 1) Data input setup time Master Slave 100 100 th(MI) 1) th(SI) 1) Data input hold time Master Slave 100 100 ta(SO) 1) Data output access time Slave 0 120 tdis(SO) 1) Data output disable time Slave 240 tv(SO) 1) Data output valid time Slave (after enable edge) 120 th(SO) 1) Data output hold time 0 tv(MO) 1) Data output valid time Master (after enable edge) 120 th(MO) 1) Data output hold time 0 SS INPUT CPHA=0 MOSI INPUT MISO OUTPUT CPHA=0 tc(SCK) tw(SCKH) tw(SCKL) tr(SCK) tf(SCK) tv(SO) ta(SO) tsu(SI) th(SI) MSB OUT MSB IN BIT6 OUT LSB IN LSB OUT seenote2 CPOL=0 CPOL=1 tsu(SS) th(SS) tdis(SO) th(SO) see note 2 BIT1 IN |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
