STA328 datasheet(17/57 Pages) STMICROELECTRONICS

17 / 57 page

STA328

I2C bus specification

17/57

5.3

Write operation

Following the START condition the master sends a device select code with the RW bit set

to 0. The STA328 acknowledges this and then the master writes the internal address byte.

After receiving the internal byte address the STA328 again responds with an

acknowledgement.

Figure 13.

I2C write procedure

Byte write

In the byte write mode the master sends one data byte. This is acknowledged by the

STA328. The master then terminates the transfer by generating a STOP condition.

Multi-byte write

The multi-byte write modes can start from any internal address. Sequential data byte writes

will be written to sequential addresses within the STA328.

The master generating a STOP condition terminates the transfer.

5.4

Read operation

Figure 14.

I2C read procedure

Current address byte read

Following the START condition the master sends a device select code with the RW bit set to

1. The STA328 acknowledges this and then responds by sending one byte of data. The

master then terminates the transfer by generating a STOP condition.

DEV-ADDR

ACK

START

SUB-ADDR

ACK

DATA IN

ACK

STOP

BYTE

WRITE

DEV-ADDR

ACK

START

SUB-ADDR

ACK

DATA IN

ACK

STOP

MULTIBYTE

WRITE

DATA IN

ACK

DEV-ADDR

ACK

START

DATA

NO ACK

STOP

CURRENT

ADDRESS

READ

DEV-ADDR

ACK

START

SUB-ADDR

ACK

DEV-ADDR

ACK

STOP

RANDOM

ADDRESS

READ

DATA

NO ACK

START

DEV-ADDR

ACK

START

DATA

ACK

DATA

ACK

STOP

SEQUENTIAL

CURRENT

READ

DATA

NO ACK

DEV-ADDR

ACK

START

SUB-ADDR

ACK

DEV-ADDR

ACK

SEQUENTIAL

RANDOM

READ

DATA

ACK

START

DATA

ACK

NO ACK

STOP

DATA

RW=

HIGH

STA328 bảng dữ liệu(PDF) 17 Page - STMicroelectronics

STA328 bảng dữ liệu(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

bảng dữ liệu tải về

Link URL