ST72361 datasheet(198/224 Pages) STMICROELECTRONICS

198 / 224 page

ST72361

198/224

12.10 CONTROL PIN CHARACTERISTICS

12.10.1 Asynchronous RESET Pin

Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.

Notes:

1. Data based on characterization results, not tested in production.

2. Hysteresis voltage between Schmitt trigger switching levels.

3. The IIO current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of IIO

(I/O ports and control pins) must not exceed IVSS.

4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on

the RESET pin with a duration below th(RSTL)in can be ignored.

5. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy en-

vironments.

6. Data guaranteed by design, not tested in production.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIL

Input low level voltage1)

0.3 x VDD

VIH

Input high level voltage1)

0.7 x VDD

Vhys

Schmitt trigger voltage hysteresis2)

VDD = 5V

1.5

VOL

Output low level voltage3)

VDD = 5V

IIO = +5mA

0.68

0.95

IIO = +2mA

0.28

0.45

RON

Weak pull-up equivalent resistor4)

VIN = VSS

Ω

tw(RSTL)out Generated reset pulse duration

Internal reset source

µs

th(RSTL)in External reset pulse hold time

2.5

tg(RSTL)in Filtered glitch duration

200

ST72361 bảng dữ liệu(PDF) 198 Page - STMicroelectronics

ST72361 bảng dữ liệu(HTML) 198 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL