M48T02 datasheet(5/15 Pages) STMICROELECTRONICS

5 / 15 page

Symbol

Parameter

Min

Max

Unit

tPD

E or W at VIH before Power Down

µs

(1)

VPFD (max) to VPFD (min) VCC Fall Time

300

µs

tFB

(2)

VPFD (min) to VSO VCC Fall Time

µs

VPFD(min) to VPFD (max) VCC Rise Time

µs

tRB

VSO to VPFD (min) VCC Rise Time

µs

tREC

E or W at VIH after Power Up

Notes:1. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 50

µs after

VCC passes VPFD (min).

2. VPFD (min) to VSO fall time of less than tFB may cause corruption of RAM data.

Table 8. Power Down/Up Mode AC Characteristics

(TA = 0 to 70

°C)

AI00606

VCC

INPUTS

(PER CONTROL INPUT)

OUTPUTS

DON’T CARE

HIGH-Z

tFB

tREC

tPD

tRB

tDR

VALID

NOTE

(PER CONTROL INPUT)

RECOGNIZED

VPFD (max)

VPFD (min)

VSO

Figure 5. Power Down/Up Mode AC Waveforms

Note: Inputs may or may not be recognized at this time. Caution should be taken to keep E high as VCC rises past VPFD(min). Some systems

may perform inadvertent write cycles after VCC rises above VPFD(min) but before normal system operations begin. Even though a power on

reset is being applied to the processor, a reset condition may not occur until after the system clock is running.

5/15

M48T02, M48T12

M48T02 bảng dữ liệu(PDF) 5 Page - STMicroelectronics

M48T02 bảng dữ liệu(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

bảng dữ liệu tải về

Link URL