M41T94 datasheet(15/31 Pages) STMICROELECTRONICS

15 / 31 page

15/31

M41T94

Figure 13. WRITE Mode Sequence

Data Retention Mode

With valid VCC applied, the M41T94 can be ac-

cessed as described above with READ or WRITE

cycles. Should the supply voltage decay, the

M41T94 will automatically deselect, write protect-

ing itself when VCC falls between VPFD (max) and

VPFD (min) (see Figure 14, page 15). At this time,

the Reset pin (RST) is driven active and will re-

main active until VCC returns to nominal levels.

When VCC falls below the switch-over voltage

(VSO), power input is switched from the VCC pin to

the SNAPHAT battery (or external battery for

SO16) at this time, and the clock registers are

maintained from the attached battery supply. All

outputs become high impedance. On power up,

when VCC returns to a nominal value, write protec-

tion continues for tREC by internally inhibiting E.

The RST signal also remains active during this

time (see Figure 14, page 15). Before the next ac-

tive cycle, Chip Enable should be taken high for at

least tEHEL, then low.

For a further more detailed review of battery life-

time calculations, please see Application Note

AN1012.

Figure 14. Power Down/Up Mode AC Waveforms

SCL

SDI

SDO

HIGH IMPEDANCE

DATA BYTE

7 BIT ADDR

W/R BIT

MSB

AI04636

AI03687

VCC

INPUTS

(PER CONTROL INPUT)

OUTPUTS

DON'T CARE

HIGH-Z

tFB

tRB

tDR

VALID

(PER CONTROL INPUT)

RECOGNIZED

VPFD (max)

VPFD (min)

VSO

tREC

RST

M41T94 bảng dữ liệu(PDF) 15 Page - STMicroelectronics

M41T94 bảng dữ liệu(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bảng dữ liệu tải về

Link URL