M34A02 datasheet(8/15 Pages) STMICROELECTRONICS

8 / 15 page

M34A02

8/15

Figure 9. Read Mode Sequences

Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 3rd bytes) must be identical.

DEV SEL *

BYTE ADDR

DEV SEL

DATA OUT 1

AI01942

DATA OUT N

CURRENT

ADDRESS

READ

DEV SEL

DATA OUT

RANDOM

ADDRESS

READ

DEV SEL *

DATA OUT

SEQUENTIAL

CURRENT

READ

DATA OUT N

DEV SEL *

BYTE ADDR

SEQUENTIAL

RANDOM

READ

DEV SEL *

DATA OUT 1

ACK

R/W

NO ACK

ACK

R/W

ACK

R/W

ACK

NO ACK

R/W

NO ACK

ACK

R/W

ACK

R/W

ACK

NO ACK

Current Address Read operation, following a Start

condition, the bus master only sends a Device

Select Code with the RW bit set to 1. The device

acknowledges

this,

and

outputs

the

byte

addressed by the internal address counter. The

counter is then incremented. The bus master

terminates the transfer with a Stop condition, as

shown in Figure 8,

without acknowledging the

byte.

Sequential Read

This operation can be used after a Current

Address Read or a Random Address Read. The

bus master

does acknowledge the data byte

Random Address Read

A dummy Write is performed to load the address

into the address counter (as shown in Figure 8) but

without sending a Stop condition. Then, the bus

master sends another Start condition, and repeats

the Device Select Code, with the RW bit set to 1.

The device acknowledges this, and outputs the

contents of the addressed byte. The bus master

must

not acknowledge the byte, and terminates

the transfer with a Stop condition.

Current Address Read

The device has an internal address counter which

is incremented each time a byte is read. For the

M34A02 bảng dữ liệu(PDF) 8 Page - STMicroelectronics

M34A02 bảng dữ liệu(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

bảng dữ liệu tải về

Link URL